



Dual N-Channel Enhancement-Mode MOSFET

Product Summary

V _{DS} (V)	r _{D(on)} (Ω)	I _D (A)
30	0.050 @ V _{GS} = 10 V	± 5.0
	0.080 @ V _{GS} = 4.5 V	± 3.9

Recommended upgrade: Si4936DY

Lower profile/smaller size—see LITE FOOT® equivalent: Si6954DQ



Absolute Maximum Ratings (T_A = 25°C Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	30	V
Gate-Source Voltage	V _{GS}	± 20	
Continuous Drain Current (T _J = 150°C) ^a	I _D	± 5.0	A
		± 4.0	
Pulsed Drain Current	I _{DM}	± 40	
Continuous Source Current (Diode Conduction) ^a	I _S	1.7	
Maximum Power Dissipation ^a	P _D	2	W
		1.3	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C

Thermal Resistance Ratings

Parameter	Symbol	Limit	Unit
Maximum Junction-to-Ambient ^a	R _{thJA}	62.5	°C/W

Notes

a. Surface Mounted on FR4 Board, t ≤ 10 sec.

Subsequent updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #1210. A SPICE Model data sheet is available for this product (FaxBack document #5131).







Specifications ($T_J = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typ ^a	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	1			V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$		2		μA
		$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$		20		
On-State Drain Current ^b	$I_{D(\text{on})}$	$V_{DS} \geq 5 \text{ V}, V_{GS} = 10 \text{ V}$	20			A
Drain-Source On-State Resistance ^b	$r_{DS(\text{on})}$	$V_{GS} = 10 \text{ V}, I_D = 5.0 \text{ A}$		0.04	0.050	Ω
		$V_{GS} = 4.5 \text{ V}, I_D = 3.9 \text{ A}$		0.06	0.080	
Forward Transconductance ^b	g_{fs}	$V_{DS} = 15 \text{ V}, I_D = 5.0 \text{ A}$		8		S
Diode Forward Voltage ^b	V_{SD}	$I_S = 1.7 \text{ A}, V_{GS} = 0 \text{ V}$		0.75	1.2	V
Dynamic^a						
Total Gate Charge	Q_g	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 5.0 \text{ A}$		13	35	nC
Gate-Source Charge	Q_{gs}			1.5		
Gate-Drain Charge	Q_{gd}			3.7		
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = 15 \text{ V}, R_L = 15 \Omega$ $I_D \cong 1 \text{ A}, V_{GEN} = 10 \text{ V}, R_G = 6 \Omega$		12	30	ns
Rise Time	t_r			10	25	
Turn-Off Delay Time	$t_{d(\text{off})}$			25	50	
Fall Time	t_f			10	50	
Source-Drain Reverse Recovery Time	t_{rr}	$I_F = 5.0 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		120	160	

Notes

- a. Guaranteed by design, not subject to production testing.
- b. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.

Typical Characteristics (25°C Unless Otherwise Noted)



Typical Characteristics (25°C Unless Otherwise Noted)

