


- Logic-Level Gate Drive
- Advanced Process Technology
- Isolated Package
- High Voltage Isolation = 2.5KVRMS ⑤
- Sink to Lead Creepage Dist. = 4.8mm
- Fully Avalanche Rated




$V_{DSS} = 30V$
$R_{DS(on)} = 0.014\Omega$
$I_D = 38A$

## Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-220 Fullpak eliminates the need for additional insulating hardware in commercial-industrial applications. The moulding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The Fullpak is mounted to a heatsink using a single clip or by a single screw fixing.



TO-220 FULLPAK


## Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	38	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	27	
$I_{DM}$	Pulsed Drain Current ①⑥	220	
$P_D @ T_C = 25^\circ C$	Power Dissipation	38	W
	Linear Derating Factor	0.25	W/°C
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulse Avalanche Energy ②④	240	mJ
$I_{AR}$	Avalanche Current ①⑥	34	A
$E_{AR}$	Repetitive Avalanche Energy ①	3.8	mJ
dv/dt	Peak Diode Recovery dv/dt ③⑥	2.0	V/ns
$T_J$	Operating Junction and Storage Temperature Range	-55 to + 175	°C
$T_{STG}$			
	Mounting torque, 6-32 or M3 srew	10 lbf•in (1.1N•m)	


## Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	4.0	°C/W
$R_{\theta JA}$	Junction-to-Ambient	—	65	

**Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)**


	Parameter	Min.	Typ.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	30	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA
ΔV <sub>(BR)DSS/ΔT<sub>J</sub></sub>	Breakdown Voltage Temp. Coefficient	—	0.037	—	V/°C	Reference to 25°C, I <sub>D</sub> = 1mA <sup>Ⓞ</sup>
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	—	—	0.014	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 23A <sup>④</sup>
		—	—	0.019		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 19A <sup>④</sup>
V <sub>GS(th)</sub>	Gate Threshold Voltage	1.0	—	2.0	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA
g <sub>fs</sub>	Forward Transconductance	23	—	—	S	V <sub>DS</sub> = 25V, I <sub>D</sub> = 34A <sup>Ⓞ</sup>
I <sub>DSS</sub>	Drain-to-Source Leakage Current	—	—	25	μA	V <sub>DS</sub> = 30V, V <sub>GS</sub> = 0V
		—	—	250		V <sub>DS</sub> = 24V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 150°C
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	—	—	100	nA	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage	—	—	-100		V <sub>GS</sub> = -20V
Q <sub>g</sub>	Total Gate Charge	—	—	50	nC	I <sub>D</sub> = 34A
Q <sub>gs</sub>	Gate-to-Source Charge	—	—	14		V <sub>DS</sub> = 24V
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge	—	—	28		V <sub>GS</sub> = 4.5V, See Fig. 6 and 13 <sup>④⑥</sup>
t <sub>d(on)</sub>	Turn-On Delay Time	—	9.0	—	ns	V <sub>DD</sub> = 15V
t <sub>r</sub>	Rise Time	—	210	—		I <sub>D</sub> = 34A
t <sub>d(off)</sub>	Turn-Off Delay Time	—	20	—		R <sub>G</sub> = 3.4Ω, V <sub>GS</sub> = 4.5V
t <sub>f</sub>	Fall Time	—	54	—		R <sub>D</sub> = 0.43Ω, See Fig. 10 <sup>④⑥</sup>
L <sub>D</sub>	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L <sub>S</sub>	Internal Source Inductance	—	7.5	—		
C <sub>iss</sub>	Input Capacitance	—	1600	—	pF	V <sub>GS</sub> = 0V
C <sub>oss</sub>	Output Capacitance	—	640	—		V <sub>DS</sub> = 25V
C <sub>rss</sub>	Reverse Transfer Capacitance	—	320	—		f = 1.0MHz, See Fig. 5 <sup>Ⓞ</sup>
C	Drain to Sink Capacitance	—	12	—		f = 1.0MHz

**Source-Drain Ratings and Characteristics**


	Parameter	Min.	Typ.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	38	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I <sub>SM</sub>	Pulsed Source Current (Body Diode) <sup>①⑥</sup>	—	—	220		
V <sub>SD</sub>	Diode Forward Voltage	—	—	1.3	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 23A, V <sub>GS</sub> = 0V <sup>④</sup>
t <sub>rr</sub>	Reverse Recovery Time	—	81	120	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 34A
Q <sub>rr</sub>	Reverse Recovery Charge	—	210	310	nC	di/dt = 100A/μs <sup>④⑥</sup>

**Notes:**


- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- ② V<sub>DD</sub> = 15V, starting T<sub>J</sub> = 25°C, L = 300μH  
R<sub>G</sub> = 25Ω, I<sub>AS</sub> = 34A. (See Figure 12)
- ③ I<sub>SD</sub> ≤ 34A, di/dt ≤ 140A/μs, V<sub>DD</sub> ≤ V<sub>(BR)DSS</sub>,  
T<sub>J</sub> ≤ 175°C
- ④ Pulse width ≤ 300μs; duty cycle ≤ 2%.
- ⑤ t = 60s, f = 60Hz
- ⑥ Uses IRL3103 data and test conditions




**Fig 1.** Typical Output Characteristics,  
 $T_J = 25^\circ\text{C}$




**Fig 2.** Typical Output Characteristics,  
 $T_J = 175^\circ\text{C}$




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance  
Vs. Temperature




**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs. Case Temperature




**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms



**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current





**Fig 13a.** Basic Gate Charge Waveform



**Fig 13b.** Gate Charge Test Circuit

**Peak Diode Recovery dv/dt Test Circuit**



\*  $V_{GS} = 5V$  for Logic Level Devices

**Fig 14.** For N-Channel HEXFETS


# IRLI3103



## Package Outline


### TO-220 Fullpak Outline

Dimensions are shown in millimeters (inches)



## Part Marking Information

### TO-220 Fullpak



**WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331  
**EUROPEAN HEADQUARTERS:** Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 713215  
**IR CANADA:** 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897  
**IR GERMANY:** Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590  
**IR ITALY:** Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111  
**IR FAR EAST:** K&H Bldg., 2F, 3-30-4 Nishi-Ikeburo 3-Chome, Toshima-Ku, Tokyo, Japan 171 Tel: ++ 81 3 3983 0641  
**IR SOUTHEAST ASIA:** 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: ++ 65 221 8371

*Data and specifications subject to change without notice. 11/95*