


TRANSIL ARRAY FOR DATA LINE PROTECTION

DESCRIPTION

Developed specially for data line protection at the PC Board Level, the component offers 8 protective Bidirectionnal devices with common bus connections per package.

In addition to the parallel protection given by the Transils ®, the pin-die connection wires provide a serie protection in case of short circuit on the line. Therefore this device is a feature of 8 serie/parallel protection elements.


The dual in line design allows compatible packaging for microprocessors, memories and controllers.



ABSOLUTE RATINGS (limiting values) ($0^{\circ}\text{C} \leq T_{\text{amb}} \leq 70^{\circ}\text{C}$)

Symbol	Parameter		Value	Unit
I_{pp}	Peak Pulse Power for 8.20 μs Exponential Pulse	See note 1	40	A
I^2t	Wire I^2t Value	See note 1	0.6	A^2s
ESD	Electrostatic Overstress	See note 2	25	kV
T_{stg} T_{j}	Storage and Junction Temperature Range		- 55 to 150 125	$^{\circ}\text{C}$ $^{\circ}$


- Notes :**
- For surges upper than the maximum value specified, the input/output will present first a short circuit to the common bus line and after an open circuit caused by the wire
 - According to MIL STD 883C method 3015-2.



ELECTRICAL CHARACTERISTICS


0 °C ≤ T_{amb} = T_j ≤ 70 °C

Symbol	Parameter
V _{RM}	Stand-off Voltage
V _{BR}	Breakdown Voltage
V _{CL}	Clamping Voltage
I _{RM}	Leakage Current @ V _{RM}
I _{pp}	Surge Current
C	Input Capacitance



Symbol	Test Conditions	Types	Min.	Typ.	Max.	Unit
V _{BR}	I _R = ± 1 mA	TH6P04T6V5CL	± 6.5			V
		TH6P04T25CL	± 25			
I _{RM}	V _{RM} = ± 6 V	TH6P04T6V5CL			± 50	μA
	V _{RM} = ± 24 V	TH6P04T25CL			± 10	
C1	Each Input Pin to Ground at 0 V Bias	TH6P04T6V5CL			700	pF
		TH6P04T25CL			500	
C2	Each Input Pin to Ground at 5 V Bias	TH6P04T6V5CL			500	pF
		TH6P04T25CL			300	
V _{CL1}	I _{pp} = 40 A 8-20 μs to all Inputs Sequentially (see note 1)	TH6P04T6V5CL			± 12	V
		TH6P04T25CL			± 38	
V _{CL2}	8-20 μs Simultaneously 80 A peak pulse current to all inputs with a 10 Ω resistor in serie. (see note 1)	TH6P04T6V5CL			± 12	V
		TH6P04T25CL			± 35	
V _{CL3}	25 kV ESD Overstress (see notes 1-2)	TH6P04T6V5CL			± 12	V
		TH6P04T25CL			± 35	

Notes : 1. V_{CL} measured on outputs.
 2. According to MIL STD 883C method 3015.2
 C = 150 pF R = 150 Ω F = 10 Hz Exposure = 5 secs.






Fig.1 - Peak pulse power versus exponential pulse duration.




Fig.2 - Clamping voltage versus peak pulse current exponential waveform $t = 20\ \mu\text{s}$.

Note : The curves of the figure 2 are specified for a junction temperature of $25\text{ }^\circ\text{C}$ before surge. The given results may be extrapolated for other junction temperatures by using the following formula : $\Delta V(\text{BR}) = \alpha_T V(\text{BR}) \times [T_j - 25] \times V(\text{BR})$
 For intermediate voltages, extrapolate the given results.

089TH6P04TP3




Fig.3 - Allowable peak pulse current versus junction temperature.




Fig.4 - Peak current I_{oc} inducing open circuit of the wire for one input/output versus pulse duration (typical values).





Fig.5 - Junction capacitance versus reverse applied voltage for one input/output (typical values).

D89TH6P04TP4


ORDER CODE



D89TH6P04T-2

PACKAGE MECHANICAL DATA

DIP-20 Plastic



- Notes :**
1. Tapered leads are strongly preferred. Squared off is acceptable.
 2. Half shoulders are acceptable on four end leads only.
 3. On blunt tips, allowable burr or spur is .003 in max on either side of lead

Packaging : Products supplied in antistatic tubes. Each tubes contains 18 products.

FUNCTIONNAL DIAGRAM

