



# **CRT Display Video Output Amplifier:** High-Voltage, Wideband Amplification


### **Features**

- High output voltage and wide bandwidth make the VPS10 optimal for use in  $f_H$  (horizontal deflection frequency) = 85 kHz class color monitors. (f = 100 MHz -3 dB at  $V_{OUT}$  = 50 Vp-p)
- SIP molded 15-pin package with three channels in a single package.

# **Package Dimensions**

unit: mm

#### 2127



# **Specifications**

Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
laximum supply voltage	V <sub>CC</sub> max		120	V
	V <sub>BB</sub> max		15	V
Allowable power dissipation	Pd max	Tc = 25°C with an ideal heat sink	25	W
Junction temperature	Tj max		150	°C
Case temperature	Tc max		100	°C
Storage temperature	Tstg		-20 to +110	°C


### Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage I	V <sub>CC</sub>		80	V
	V <sub>BB</sub>		10	V
Recommended supply voltage II	V <sub>CC</sub>		90	V
	V <sub>BB</sub>		10	V


## **Electrical Characteristics** at $Ta = 25^{\circ}C$ (for a single channel)


Parameter	Cumbal	Conditions	Ratings			Unit
Parameter	Symbol	Conditions	min	typ	max	1 Unit
Frequency band I (-3 dB)	f <sub>c</sub>	$V_{CC}$ = 80 V, $V_{BB}$ = 10 V, $C_L$ = 10 pF, $V_{IN}$ (DC) = 2.7 V, $V_{OUT}$ (p-p) = 40 V		100		MHz
Frequency band II	t <sub>c</sub>	$V_{CC} = 90 \text{ V}, V_{BB} = 10 \text{ V}, C_L = 10 \text{ pF}, V_{IN} (DC) = 3.0 \text{ V}, V_{OUT} (p-p) = 50 \text{ V}$		100		MHz
Pulse response characteristics	t <sub>r</sub>	$V_{CC} = 80 \text{ V}, V_{BB} = 10 \text{ V}, C_L = 10 \text{ pF}, V_{IN} (DC) = 2.7 \text{ V},$		5.0		ns
	t <sub>f</sub>	V <sub>OUT</sub> (p-p) = 40 V		3.5		ns
Voltage gain	GV (DC)		17	19	21	times
Current drain I	I <sub>CC</sub> 1	$V_{CC} = 80 \text{ V}, V_{BB} = 10 \text{ V}, C_L = 10 \text{ pF}, V_{IN} (DC) = 2.5 \text{ V}, V_{OUT} (p-p) = 40 \text{ V}, f = 10 \text{ MHz clock}$		43		mA
	I <sub>CC</sub> 2	$V_{CC} = 80 \text{ V}, V_{BB} = 10 \text{ V}, C_L = 10 \text{ pF}, V_{IN} (DC) = 2.5 \text{ V}, V_{OUT} (p-p) = 40 \text{ V}, f = 100 \text{ MHz clock}$		60		mA
Current drain II	I <sub>CC</sub> 1	$V_{CC} = 90 \text{ V}, V_{BB} = 10 \text{ V}, C_L = 10 \text{ pF}, V_{IN} (DC) = 2.8 \text{ V}, V_{OUT} (p-p) = 50 \text{ V}, f = 10 \text{ MHz clock}$		50		mA
	I <sub>CC</sub> 2	$V_{CC} = 90 \text{ V}, V_{BB} = 10 \text{ V}, C_L = 10 \text{ pF}, V_{IN} (DC) = 2.8 \text{ V}, V_{OUT} (p-p) = 50 \text{ V}, f = 100 \text{ MHz clock}$		75		mA

# **Internal Equivalent Circuit**



## Test Circuit (for a single channel)





### **Thermal Design**

Since the VPS10 includes three channels as shown in the internal equivalent circuit diagram, we first consider a single channel. The chip temperature of each transistor under actual operating conditions is determined using the following formula.

```
Tj (TRi) = \theta j-c (TRi) \times P_C (TRi) + \Delta Tc + Ta (^{\circ}C) \dots (1)
```

 $\theta$ j-c (Tri): Thermal resistance of an individual transistor  $P_C$  (Tri): Collector loss for an individual transistor

ΔTc: Case temperature riseTa: Ambient temperature

The  $\theta$ j-c (Tri) for each chip is:

$$\theta_{j-c}$$
 (TR1) to (TR4) =  $30^{\circ}$ C/W.....(2)

Although the loss for each transistor in a video pack varies with frequency and is not uniform, if we assume operation at the maximum operating frequency, f = 100 MHz (clock), then the chips with the largest loss will be the emitter-follower stage transistors (TR3 and TR4) and that loss will be about 20% of the total loss. Thus from the Pd (shown in the figure) for a single channel we have:

 $P_C$  (E and F stages)<sub>f = 100 MHz</sub> = Pd (1ch)<sub>f = 100 MHz</sub> × 0.20 [W] ....... (3)

Here, we must select a heat sink with a capacity  $\theta$ h such that the Tj of these transistors does not exceed 150°C. Equation (4) below gives the relationship between  $\theta$ h and  $\Delta$ Tc.

$$\Delta Tc = Pd (TOTAL) \times \theta h...$$
 (4)

The required  $\theta$ h is calculated using this equation and equation (1).

#### **VPS10 Thermal Design Example**

Conditions: Using an  $f_H = 85$  kHz class monitor,  $f_V = 100$  MHz (clock)

$$V_{CC} = 90 \text{ V}, V_{BB} = 10 \text{ V}, V_{OUT} = 50 \text{ Vp-p } (C_L = 10 \text{ pF})$$

Consider the case where the maximum clock frequency is 100 MHz, taking into account the fact that this class of monitor can be operated at ambient temperatures up to  $Ta = 60^{\circ}\text{C}$ .

As mentioned previously, the chips with the largest loss are the transistors in the emitter-follower stage. Determining those values gives:

$$P_C$$
 (E and F stages) =  $7.2 \times 0.20 = 1.44$  [W].....(5)

We determine  $\Delta Tj$  by substituting the value for  $\theta j$ -c in equation (5).

$$\Delta T_i = 1.44 \times 30 = 43.2 \, [^{\circ}C]$$


Therefore, Tj (max) will be 43.2 + Tc (max) = 43.2 + 100. Since this will be under  $100^{\circ}\text{C}$ , it suffices to design a heat sink that guarantees that Tc will be under  $100^{\circ}\text{C}$ .


Therefore, a heat sink such that Tc < 100°C will have the following thermal resistance:

$$\theta h = \Delta T c \div P d (TOTAL) = (Tc - Ta) \div [P d (1ch) \times 3] = 40 \div (7.2 \times 3) = 1.85 \degree C/W$$

Thus the thermal resistance in this case is  $\theta h = 1.8$ °C/W.

In actual practice, the ambient temperature and operating conditions will allow a heat sink smaller than that indicated by this calculation to be used. Therefore, design optimization taking the actual conditions into account is also required.





Item	V <sub>CC</sub> (V)	V <sub>BB</sub> (V)	V <sub>OUT</sub> (V)	V <sub>O</sub> (center)
1	90	10	50	50
2	80	10	40	45

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - 2 Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1997. Specifications and information herein are subject to change without notice.