Wide-Bandwidth Output Module (video pack)

| CRT Display Video Output Amplifier: |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| High-Voltage, Wideband Amplification |

## Features

- High output voltage and wide bandwidth make the VPS10 optimal for use in $f_{H}$ (horizontal deflection frequency) $=85 \mathrm{kHz}$ class color monitors. $\left(\mathrm{f}=100 \mathrm{MHz}-3 \mathrm{~dB}\right.$ at $\left.\mathrm{V}_{\text {OUT }}=50 \mathrm{Vp}-\mathrm{p}\right)$
- SIP molded 15-pin package with three channels in a single package.


## Package Dimensions

unit: mm
2127


## Specifications

Absolute Maximum Ratings at $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathbf{C}$

| Parameter | Symbol |  | Conditions | Ratings |
| :--- | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{\mathrm{CC}} \max$ |  | 120 | V |
|  | $\mathrm{~V}_{\mathrm{BB}} \max$ |  | V |  |
| Allowable power dissipation | Pd max | $\mathrm{TC}=25^{\circ} \mathrm{C}$ with an ideal heat sink | V |  |
| Junction temperature | $\mathrm{Tj} \max$ |  | 25 | W |
| Case temperature | Tc max |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | ${ }^{\circ} \mathrm{C}$ |  |

Operating Conditions at $\mathbf{T a}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Recommended supply voltage I | $\mathrm{V}_{\mathrm{CC}}$ |  | 80 | V |
|  | $\mathrm{~V}_{\mathrm{BB}}$ |  | V |  |
| Recommended supply voltage II | $\mathrm{V}_{\mathrm{CC}}$ |  | 10 | 90 |
|  | $\mathrm{~V}_{\mathrm{BB}}$ |  | V |  |

Electrical Characteristics at $\mathbf{T a}=\mathbf{2 5}^{\circ} \mathbf{C}$ (for a single channel)

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Frequency band I (-3 dB) | $\mathrm{f}_{\mathrm{c}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=80 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{~V}_{\mathrm{IN}}(\mathrm{DC})=2.7 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}(\mathrm{p}-\mathrm{p})=40 \mathrm{~V} \end{aligned}$ |  | 100 |  | MHz |
| Frequency band II | $t_{c}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=90 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{~V}_{\mathrm{IN}}(\mathrm{DC})=3.0 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}(\mathrm{p}-\mathrm{p})=50 \mathrm{~V} \end{aligned}$ |  | 100 |  | MHz |
| Pulse response characteristics | $t_{r}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=80 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{~V}_{\mathrm{IN}}(\mathrm{DC})=2.7 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}(\mathrm{p}-\mathrm{p})=40 \mathrm{~V} \end{aligned}$ |  | 5.0 |  | ns |
|  | $\mathrm{t}_{\mathrm{f}}$ |  |  | 3.5 |  | ns |
| Voltage gain | GV (DC) |  | 17 | 19 | 21 | times |
| Current drain I | Icc 1 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=80 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{~V}_{\mathrm{IN}}(\mathrm{DC})=2.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}(\mathrm{p}-\mathrm{p})=40 \mathrm{~V}, \mathrm{f}=10 \mathrm{MHz} \text { clock } \end{aligned}$ |  | 43 |  | mA |
|  | Icc2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=80 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{~V}_{\mathrm{IN}}(\mathrm{DC})=2.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}(\mathrm{p}-\mathrm{p})=40 \mathrm{~V}, \mathrm{f}=100 \mathrm{MHz} \text { clock } \end{aligned}$ |  | 60 |  | mA |
| Current drain II | $I_{\text {cc }} 1$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=90 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{~V}_{\mathrm{IN}}(\mathrm{DC})=2.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}(\mathrm{p}-\mathrm{p})=50 \mathrm{~V}, \mathrm{f}=10 \mathrm{MHz} \text { clock } \end{aligned}$ |  | 50 |  | mA |
|  | $\mathrm{Icc}^{2}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=90 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=10 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{~V}_{\mathrm{IN}}(\mathrm{DC})=2.8 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{OUT}}(\mathrm{p}-\mathrm{p})=50 \mathrm{~V}, \mathrm{f}=100 \mathrm{MHz} \text { clock } \end{aligned}$ |  | 75 |  | mA |

## Internal Equivalent Circuit



## Test Circuit (for a single channel)




## Thermal Design

Since the VPS10 includes three channels as shown in the internal equivalent circuit diagram, we first consider a single channel. The chip temperature of each transistor under actual operating conditions is determined using the following formula.

$$
\begin{equation*}
\mathrm{Tj}(\mathrm{TRi})=\theta \mathrm{j}-\mathrm{c}(\mathrm{TRi}) \times \mathrm{P}_{\mathrm{C}}(\mathrm{TRi})+\Delta \mathrm{Tc}+\mathrm{Ta}\left({ }^{\circ} \mathrm{C}\right) \tag{1}
\end{equation*}
$$

$\theta \mathrm{j}$-c (Tri): Thermal resistance of an individual transistor
$\mathrm{P}_{\mathrm{C}}$ (Tri): Collector loss for an individual transistor
$\Delta \mathrm{Tc}$ : Case temperature rise
Ta: Ambient temperature
The $\theta \mathrm{j}$-c (Tri) for each chip is:
$\theta \mathrm{j}-\mathrm{c}(\mathrm{TR} 1)$ to $(\mathrm{TR} 4)=30^{\circ} \mathrm{C} / \mathrm{W}$
Although the loss for each transistor in a video pack varies with frequency and is not uniform, if we assume operation at the maximum operating frequency, $\mathrm{f}=100 \mathrm{MHz}$ (clock), then the chips with the largest loss will be the emitter-follower stage transistors (TR3 and TR4) and that loss will be about $20 \%$ of the total loss. Thus from the Pd (shown in the figure) for a single channel we have:
$\mathrm{P}_{\mathrm{C}}(\mathrm{E} \text { and } \mathrm{F} \text { stages })_{\mathrm{f}=100 \mathrm{MHz}}=\mathrm{Pd}(1 \mathrm{ch})_{\mathrm{f}}=100 \mathrm{MHz} \times 0.20$ [W]
Here, we must select a heat sink with a capacity $\theta \mathrm{h}$ such that the Tj of these transistors does not exceed $150^{\circ} \mathrm{C}$. Equation (4) below gives the relationship between $\theta \mathrm{h}$ and $\Delta \mathrm{Tc}$.
$\Delta \mathrm{Tc}=\mathrm{Pd}(\mathrm{TOTAL}) \times \theta \mathrm{h}$.
The required $\theta \mathrm{h}$ is calculated using this equation and equation (1).

## VPS10 Thermal Design Example

Conditions: Using an $\mathrm{f}_{\mathrm{H}}=85 \mathrm{kHz}$ class monitor, $\mathrm{f}_{\mathrm{V}}=100 \mathrm{MHz}$ (clock)

$$
\mathrm{V}_{\mathrm{CC}}=90 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=50 \mathrm{Vp}-\mathrm{p}\left(\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}\right)
$$

Consider the case where the maximum clock frequency is 100 MHz , taking into account the fact that this class of monitor can be operated at ambient temperatures up to $\mathrm{Ta}=60^{\circ} \mathrm{C}$.
As mentioned previously, the chips with the largest loss are the transistors in the emitter-follower stage. Determining those values gives:
$P_{C}(E$ and $F$ stages $)=7.2 \times 0.20=1.44[\mathrm{~W}]$. $\qquad$
We determine $\Delta \mathrm{Tj}$ by substituting the value for $\theta \mathrm{j}$-c in equation (5).
$\Delta \mathrm{Tj}=1.44 \times 30=43.2\left[{ }^{\circ} \mathrm{C}\right]$
Therefore, $\mathrm{Tj}(\max )$ will be $43.2+\mathrm{Tc}(\max )=43.2+100$. Since this will be under $100^{\circ} \mathrm{C}$, it suffices to design a heat sink that guarantees that Tc will be under $100^{\circ} \mathrm{C}$.
Therefore, a heat sink such that $\mathrm{Tc}<100^{\circ} \mathrm{C}$ will have the following thermal resistance:
$\theta \mathrm{h}=\Delta \mathrm{Tc} \div \mathrm{Pd}(\mathrm{TOTAL})=(\mathrm{Tc}-\mathrm{Ta}) \div[\mathrm{Pd}(1 \mathrm{ch}) \times 3]=40 \div(7.2 \times 3)=1.85^{\circ} \mathrm{C} / \mathrm{W}$
Thus the thermal resistance in this case is $\theta \mathrm{h}=1.8^{\circ} \mathrm{C} / \mathrm{W}$.
In actual practice, the ambient temperature and operating conditions will allow a heat sink smaller than that indicated by this calculation to be used. Therefore, design optimization taking the actual conditions into account is also required.


| Item | $\mathrm{V}_{\mathrm{CC}}(\mathrm{V})$ | $\mathrm{V}_{\mathrm{BB}}(\mathrm{V})$ | $\mathrm{V}_{\mathrm{OUT}}(\mathrm{V})$ | $\mathrm{V}_{\mathrm{O}}$ (center) |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 90 | 10 | 50 | 50 |
| 2 | 80 | 10 | 40 | 45 |

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
(1) Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
(2) Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
$\square$ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1997. Specifications and information herein are subject to change without notice.

