

VFC110

High-Frequency VOLTAGE-TO-FREQUENCY CONVERTER

FEATURES

- HIGH-FREQUENCY OPERATION: 4MHz FS max
- EXCELLENT LINEARITY: ±0.02% typ at 2MHz
- PRECISION 5V REFERENCE
- DISABLE PIN
- LOW JITTER

DESCRIPTION

The VFC110 voltage-to-frequency converter is a thirdgeneration VFC offering improved features and performance. These include higher frequency operation, an on-board precision 5V reference and a Disable function.

The precision 5V reference can be used for offsetting the VFC transfer function, as well as exciting transducers or bridges. The Enable pin allows several VFCs' outputs to be paralleled, multiplexed, or simply to shut off the VFC. The open-collector frequency


APPLICATIONS

- INTEGRATING A/D CONVERSION
- PROCESS CONTROL
- VOLTAGE ISOLATION
- VOLTAGE-CONTROLLED OSCILLATOR
- FM TELEMETRY

output is TTL/CMOS-compatible. The output may be isolated by using an opto-coupler or transformer.

Internal input resistor, one-shot and integrator capacitors simplify applications circuits. These components are trimmed for a full-scale output frequency of 4MHz at 10V input. No additional components are required for many applications.

The VFC110 is packaged in plastic and ceramic 14-pin DIPs. Industrial and military temperature range gradeouts are available.



© 1988 Burr-Brown Corporation

SPECIFICATIONS

At $T_A = +25^{\circ}C$ and $V_S = \pm 15V$, unless otherwise noted.

		VFC110BG		VFC110AG/SG/AP				
PARAMETER	CONDITIONS	MIN	TYP	МАХ	MIN	TYP	MAX	UNITS
$\label{eq:voltage-to-frequency operation} \hline \textbf{Voltage-to-frequency operation} \\ Nonlinearity^{(1)}: f_{FS} = 100 \text{kHz} \\ f_{FS} = 100 \text{kHz} \\ f_{FS} = 2M \text{Hz} \\ f_{FS} = 4M \text{Hz} \\ \hline \textbf{Gain Error, f} = 1M \text{Hz} \\ \hline \textbf{Gain Drift, f} = 1M \text{Hz} \\ \hline \textbf{Gain Drift, f} = 1M \text{Hz} \\ \hline \textbf{Gain Drift, f} = 100 \text{Kz} \\ \hline Gain Drift,$	$\begin{array}{l} C_{OS} = 2.2 n F, \ R_{IN} = 44 k \Omega \\ C_{OS} = 150 p F, \ R_{IN} = 40 k \Omega \\ C_{OS} = 56 p F, \ R_{IN} = 34 k \Omega \\ C_{OS} = (n t), \ R_{IN} = (l n t) \\ C_{OS} = 150 p F, \ R_{IN} = 40 k \Omega \\ Specified Temp Range \end{array}$		0.005 0.01 0.02 1	0.01 0.05 5 50		0.01 * *	0.05 0.1 * 100	%FS %FS %FS %FS % ppm/°C
Relative to V _{REF} PSRR	Specified Temp Range V _S = ±8V to ±18V		50	0.05		100	0.1	ppm/°C %/V
$\label{eq:started} \begin{array}{l} \textbf{INPUT} \\ Full Scale Input Current \\ I_{B^-} & (Inverting Input) \\ I_{B^+} & (Non-Inverting Input) \\ V_{OS} \\ V_{OS} & Drift \end{array}$	Specified Temp Range		250 15 250 35	500 60 3		* 20 *	* 100 3	µA nA nA mV μV/°C
INTEGRATOR AMPLIFIER OUTPUT Output Voltage Range Output Current Drive Capacitive Load	$R_L = 2k\Omega$ No Oscillations	-0.2 5	20 10	+V _S - 4	*	* 10	*	V mA nF
COMPARATOR INPUT I _B (Input Bias Current) Trigger Voltage Input Voltage Range		-5	-5 ±50	+V _S	*	*	*	μA mV V
OPEN COLLECTOR OUTPUT V _O Low I _{LEAKAGE} Fall Time Delay to Rise Settling Time	To Specified Linearity for a Full-Scale Input Step		0.1 25 25 One I	0.4 1 Pulse of Nev	w Frequency	* * y Plus 1µs	*	V μA ns ns
REFERENCE VOLTAGE Voltage Voltage Drift Load Regulation PSRR Current Limit	$I_{O} = 0$ to 10mA $V_{S} = \pm 8V$ to $\pm 18V$ Short Circuit	4.97	5 2 5 20	5.03 20 10	*	* * *	* 50 *	V ppm/°C mV mV/V mA
ENABLE INPUT V_{HIGH} (f _{OUT} Enabled) V_{LOW} (f _{OUT} Disabled) I_{HIGH} I_{LOW}	Specified Temp Range Specified Temp Range	2	0.1 1	0.4	*	*	*	V V μΑ μΑ
POWER SUPPLY Voltage, ±V _S Current		±8	±15 13	±18 16	*	*	*	V mA
TEMPERATURE RANGE Specified AG, BG, AP SG Storage		25 55		+85 +125	*		*	°C °C
Storage AG, BG, SG AP		65 40		+150 +125	*		*	°C ℃


* Same specifications as VFC110BG.

NOTE: (1) Nonlinearity measured from 1V to 10V input.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



PIN CONFIGURATION



PACKAGE INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
VFC110AG	14-Pin Ceramic DIP	169
VFC110BG	14-Pin Ceramic DIP	169
VFC110SG	14-Pin Ceramic DIP	169
VFC110AP	14-Pin Plastic DIP	010

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ORDERING INFORMATION

PRODUCT	PACKAGE	TEMPERATURE RANGE
VFC110AG	Ceramic DIP	-25°C to +85°C
VFC110BG	Ceramic DIP	-25°C to +85°C
VFC110SG	Ceramic DIP	-55°C to +125°C
VFC110AP	Plastic DIP	-25°C to +85°C

ABSOLUTE MAXIMUM RATINGS


	, to -V _S)
Comparator In Voltage	–5V to +V _S
Enable Input	$+V_{S}$ to $-V_{S}$
Integrator Common-Mode Vo	oltage1.5V to +1.5V
Integrator Differential Input V	/oltage+0.5V to -0.5V
Integrator Out (short-circuit)	Indefinite
V _{REF} Out (short-circuit)	Indefinite
Operating Temperature Ran	ge
G Package	–55°C to +125°C
P Package	–40°C to +85°C
Storage Temperature	
G Package	–60°C to +150°C
P Package	–40°C to +125°C
Lead Temperature (soldering	g, 10s)+300°C





3


TYPICAL PERFORMANCE CURVES


At $T_A = +25^{\circ}C$, $V_S = \pm 15V$, unless otherwise noted.













Jitter is the ratio of the 1σ value of the distribution of the period $(1/f_{OLT}, max)$ to the mean of the period.









TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25^{\circ}C$, $V_S = \pm 15V$, unless otherwise noted.





OPERATION

Figure 1 shows the connections required for operation at a full-scale output frequency of 4MHz. Only power supply bypass capacitors and an output pull-up resistor, R_{PU} , are required for this mode of operation. A 0V to 10V input voltage produces a 0Hz to 4MHz output frequency. The internal input resistor, one-shot and integrator capacitors set the full-scale output frequency. The input is applied to the summing junction of the integrator amplifier through the $25k\Omega$ internal input resistor. Pin 14 (the non-inverting amplifier input) should be referred directly to the negative side of V_{IN} . The common-mode range of the integrating amplifier is limited to approximately -1V to +1V referred to analog ground. This allows the non-inverting input to Kelvin-sense the common connection of V_{IN} , easily accommodating any

ground-drop errors. The input impedance loading V_{IN} is equal to the input resistor—approximately $25k\Omega.$

OPERATION AT LOWER FREQUENCIES

The VFC110 can be operated at lower frequencies simply by limiting the input voltage to less than the nominal 10V fullscale input. To maintain a 10V FS input and highest accuracy, however, external components are required (see Table I). Small adjustments may be required in the nominal values indicated. Integrator and one-shot capacitors are added in parallel to internal capacitors. Figure 2 shows the connections required for 100kHz full scale output. The one-shot capacitor, C_{OS} , should be connected to logic ground. The one-shot connection (pin 6) is not short-circuit protected. Short-circuits to ground may damage the device.




FIGURE 1. 4MHz Full-Scale Operation.



The integrator capacitor's value does not directly affect the output frequency, but determines the magnitude of the voltage swing on the integrator's output. Using a C_{INT} equal to C_{OS} provides an integrator output swing from 0V to approximately 1.5V.

COMPONENT SELECTION

Selection of the external resistor and capacitor type is important. Temperature drift of an external input resistor and oneshot capacitor will affect temperature stability of the output frequency. NPO ceramic capacitors will normally produce the best results. Silver-mica types will result in slightly higher drift, but may be adequate in many applications. A low temperature coefficient film resistor should be used for R_{IN} .

The integrator capacitor serves as a "charge bucket," where charge is accumulated from the input, V_{IN} , and that charge is drained during the one-shot period. While the size of the bucket (capacitor value) is not critical, it must not leak. Capacitor leakage or dielectric absorption can affect the

FULL-SCALE	EXTERNAL COMPONENTS			
FREQUENCY, f _{FS}	R _{IN}	C _{os}	CINT	
4MHz	*	*	*	
2MHz	34kΩ	56pF	*	
1MHz	40kΩ	150pF	*	
500kHz	58kΩ	330pF	2nF	
100kHz	44kΩ	2.2nF	10nF	
50kHz	88kΩ	2.2nF	0.1µF	
10kHz	44kΩ	22nF	0.1µF	

* Use internal component only.

The values given were determined empirically to give the optimal performance, taking into consideration tradeoffs between linearity and jitter for each given full scale frequency of operation. The capacitors listed were chosen from standard values of NPO ceramic type capacitors while the resistor values were rounded off. Larger C_{INT} values may improve linearity, but may also increase frequency noise.

TABLE I. Component Selection Table.

linearity and offset of the transfer function. High-quality ceramic capacitors can be used for values less than 0.01μ F. Use caution with higher value ceramic capacitors. High-k ceramic capacitors may have voltage nonlinearities which can degrade overall linearity. Polystyrene, polycarbonate, or mylar film capacitors are superior for high values.

PULL-UP RESISTOR

The VFC110's frequency output is an open-collector transistor. A pull-up resistor should be connected from f_{OUT} to the logic supply voltage, $+V_L$. The output transistor is On during the one-shot period, causing the output to be a logic Low. The current flowing in this resistor should be limited to 8mA to assure a 0.4V maximum logic Low. The value chosen for the pull-up resistor may depend on the full-scale frequency and capacitance on the output line. Excessive capacitance on f_{OUT} will cause a slow, rounded rising edge at the end of an output pulse. This effect can be minimized by using a pullup resistor which sets the output current to its maximum of 8mA. The logic power supply can be any positive voltage up to $+V_S$.

ENABLE PIN

If left unconnected, the Enable input will assume a logic High level, enabling operation. Alternatively, the Enable input may be connected directly to $+V_S$. Since an internal pull-up current is included, the Enable input may be driven by an open-collector logic signal.

A logic Low at the Enable input causes output pulses to cease. This is accomplished by interrupting the signal path through the one-shot circuitry. While disabled, all circuitry remains active and quiescent current is unchanged. Since no reset current pulses can occur while disabled, any positive input voltage will cause the integrator op amp to ramp negatively and saturate at its most negative output swing of approximately –0.7V.




FIGURE 2. 100kHz Full-Scale Operation.



PRINCIPLE OF OPERATION


The VFC110 uses a charge-balance technique to achieve high accuracy. The heart of this technique is an analog integrator formed by the integrator op amp, feedback capacitor C_{INT} , and input resistor R_{IN} . The integrator's output voltage is proportional to the charge stored in C_{INT} . An input voltage develops an input current of V_{IN}/R_{IN} , which is forced to flow through C_{INT} . This current charges C_{INT} , causing the integrator output voltage to ramp negatively.

When the output of the integrator ramps to 0V, the comparator trips, triggering the one-shot. This connects the reference current, I_{REF} , to the integrator input during the one-shot period, T_{os} . This switched current causes the integrator output to ramp positively until the one-shot period ends. Then the cycle starts again.

The oscillation is regulated by the balance of current (or charge) between the input current and the time-averaged

When the Enable input receives a logic High (greater than +2V), a reset current cycle is initiated (causing f_{OUT} to go Low). The integrator ramps positively and normal operation is established. The time required for the output frequency to stabilize is equal to approximately one cycle of the final output frequency plus 1 μ s.

Using the Enable input, several VFCs' outputs can be connected to a single output line. All disabled VFCs will have a high output impedance; one active VFC can then transmit on the output line. Since the disabled VFCs are not oscillating, they cannot interfere or "lock" with the operating VFC. Locking can occur when one VFC operates at nearly the same frequency as—or a multiple of—a nearby VFC. Coupling between the two may cause them to lock to the same or exact multiple frequency. It then takes a small incremental input voltage change to unlock them. Locking cannot occur when unneeded VFCs are disabled.



reset current. The equation of current balance is

 $I_{IN} = I_{REF} \bullet Duty Cycle$ $V_{IN}/R_{IN} = I_{REF} \bullet f_{OUT} \bullet T_{O}$

where $\rm T_{\rm o}$ is the one-shot period and $\rm f_{\rm out}$ is the oscillation frequency.

REFERENCE VOLTAGE

The V_{REF} output is useful for offsetting the transfer function and exciting sensors. Figure 3 shows V_{REF} used to offset the transfer function of the VFC110 to achieve a bipolar input voltage range. Sub-surface zener reference circuitry is used for low noise and excellent temperature drift. Output current is specified to 10mA and current-limited to approximately 20mA. Excessive or variable loads on V_{REF} can decrease frequency stability due to internal heating.

MEASURING THE OUTPUT FREQUENCY

To complete an integrating A/D conversion, the output frequency of the VFC110 must be counted. Simple frequency counting is accomplished by counting output pulses for a reference time (usually derived from a crystal oscilla-




FIGURE 3. Offsetting the Frequency Output.



tor). This can be implemented with counter/timer peripheral chips available for many popular microprocessor families. Many micro-controllers have counter inputs that can be programmed for frequency measurement.

Since f_{OUT} is an open-collector device, the negative-going edge provides the fastest logic transition. Clocking the counter on the falling edge will provide the best results in noisy environments.

Frequency can also be measured by accurately timing the period of one or more cycles of the VFC's output. Frequency must then be computed since it is inversely proportional to the measured period. This measurement technique can provide higher measurement resolution in short conversion times. It is the method used in most high-performance laboratory frequency counters. It is usually necessary to offset the transfer function so 0V input causes a finite frequency out. Otherwise the output period (and therefore the conversion time) approaches infinity.

FREQUENCY NOISE

Frequency noise (small random variation in the output frequency) limits the useful resolution of fast frequency measurement techniques. Long measurement time averages the effect of frequency noise and achieves the maximum useful resolution. The VFC110 is designed to minimize frequency noise and allows improved useful resolution with short measurement times. The typical curve "Frequency Count Repeatability vs Counter Gate Time" shows the effect of noise as the counter gate time is varied. It shows the one standard deviation (1σ) count variation (as a percentage of FS counts) versus counter gate time.

FREQUENCY-TO-VOLTAGE CONVERSION

The VFC110 can also be connected as a frequency-tovoltage converter (Figure 4). Input frequency pulses are applied to the comparator input. A negative-going pulse crossing 0V initiates a reference current pulse which is averaged by the integrator op amp. The values of the oneshot capacitor and feedback resistor (same as R_{IN}) are determined with Table I. The input frequency pulse must not remain negative for longer than the duration of the one-shot period. Figure 4 shows the required timing to assure this. If the negative-going input frequency pulses are longer in duration, the capacitive coupling circuit shown can be used. Level shift or capacitive coupling circuitry should not provide pulses which go lower than -5V or damage to the comparator input may occur.

This frequency-to-voltage converter operates by averaging (filtering) the reference current pulses triggered on every falling edge at the frequency input. Voltage ripple with a frequency equal to the input will be present in the output voltage. The magnitude of this ripple voltage is inversely proportional to the integrator capacitor. The ripple can be made arbitrarily small with a large capacitor, but at the sacrifice of settling time. The R-C time constant of C_{INT} and R_{IN} determine the settling behavior. A better compromise between output ripple and settling time can be achieved by adding a low-pass filter following the voltage output.




FIGURE 4. Frequency-to-Voltage Conversion.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated