mos integrated circuit μ PD17P236

4-BIT SINGLE-CHIP MICROCONTROLLER FOR SMALL GENERAL-PURPOSE INFRARED REMOTE CONTROLLER

The μ PD17P236 is a model of the μ PD17236 with a one-time PROM instead of an internal mask ROM.

Since the user can write programs to the μ PD17P236, it is ideal for experimental production or small-scale production of the μ PD17230, 17231, 17232, 17233, 17234, 17235, or 17236 systems.

When reading this document, also read the documents related to the μ PD17230, 17231, 17232, 17233, 17234, 17235, and 17236.

Detailed functions are described in the following user's manual. Read this manual when designing your system. μ PD172×× Series User's Manual: U12795E

FEATURES

NEC

- Pin compatible with μPD17230, 17231, 17232, 17233, 17234, 17235, and 17236 (except PROM programming function)
- Carrier generator circuit for infrared remote controller (REM output)
- 17K architecture: General-purpose register method
- Program memory (one-time PROM): 32 Kbytes (16,384 × 16)
- Data memory (RAM): 223×4 bits
- Low-voltage detection circuit
- Input/output of P1A₀ pin, clock selection for carrier generation

	µPD17P236M1	μPD17P236M2	μPD17P236M3	μPD17P236M4
Input/output of P1A ₀ pin	Output	Input	Output	Input
Clock (Rfx) selection for carrier generation	Rfx = fx/2		Rfx = fx	

• Supply voltage: $V_{DD} = 2.2$ to 3.6 V (fx = 4 MHz: high-speed mode, 4 μ s) V_{DD} = 3.0 to 3.6 V (fx = 8 MHz: high-speed mode, 2 μ s)

APPLICATIONS

Preset remote controllers, toys, and portable systems

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.


ORDERING INFORMATION

Part Number	Package
μ PD17P236M1GT	28-pin plastic SOP (9.53 mm (375))
μ PD17P236M1MC-5A4	30-pin plastic SSOP (7.62 mm (300))
μ PD17P236M2GT	28-pin plastic SOP (9.53 mm (375))
μ PD17P236M2MC-5A4	30-pin plastic SSOP (7.62 mm (300))
μ PD17P236M3GT	28-pin plastic SOP (9.53 mm (375))
μPD17P236M3MC-5A4	30-pin plastic SSOP (7.62 mm (300))
μ PD17P236M4GT	28-pin plastic SOP (9.53 mm (375))
μPD17P236M4MC-5A4	30-pin plastic SSOP (7.62 mm (300))

PIN CONFIGURATION (TOP VIEW)


(1) Normal operation mode

• 28-pin plastic SOP (9.53 mm (375)) μPD17P236M1GT, 17P236M2GT, 17P236M3GT, 17P236M4GT



• 30-pin plastic SSOP (7.62 mm (300))

 $\mu \text{PD17P236M1MC-5A4}, \ 17\text{P236M2MC-5A4}, \ 17\text{P236M3MC-5A4}, \ 17\text{P236M4MC-5A4}$



GND	:	Ground
IC1, IC2	:	Internally connected ^{Note 1}
INT	:	External interrupt request signal input
P0A0-P0A3	:	Input port (CMOS input)
P0B0-P0B3	:	Input/output port (CMOS input/N-ch open-drain output)
P0C0-P0C3	:	Input/output port (CMOS input/N-ch open-drain output)
P0D0-P0D3	:	Input/output port (CMOS input/N-ch open-drain output)
P0E0-P0E3	:	Input/output port (CMOS push-pull output)
P1A ₀	:	Input port (CMOS input) or output port (N-ch open-drain output) ^{Note 2}
REM	:	Remote controller output (CMOS push-pull output)
RESET	:	Reset input
Vdd	:	Power supply
Xin, Xout	:	Resonator connection


Notes 1. This pin cannot be used. Leave open.

Input port or output port is selected depending on the product (see 2. PIN FUNCTIONS).


(2) PROM programming mode

```
• 28-pin plastic SOP (9.53 mm (375))

μPD17P236M1GT, 17P236M2GT, 17P236M3GT, 17P236M4GT
```



 30-pin plastic SSOP (7.62 mm (300)) μPD17P236M1MC-5A4, 17P236M2MC-5A4, 17P236M3MC-5A4, 17P236M4MC-5A4



Caution Contents in parentheses indicate how to handle unused pins in PROM programming mode.


: Connect to GND via a resistor (470 Ω) separately.


Open : Leave unconnected.

L

CLK	:	Clock input for PROM		
D0-D7	:	Data input/output for PROM		
GND	:	Ground		
MD0-MD3	:	Mode select input for PROM		
Vdd	:	Power supply		
Vpp	:	Power supply for PROM writing		

BLOCK DIAGRAM





Remark (): During PROM programming mode

NEC

CONTENTS

1.	DIFF	ERENCES BETWEEN μ PD17236 AND μ PD17P236	8
2.	PIN	FUNCTIONS	9
	2.1	Normal Operation Mode	9
	2.2	PROM Programming Mode	10
	2.3	Input/Output Circuits	11
	2.4	Processing of Unused Pins	12
	2.5	Notes on Using the RESET and INT Pins	12
3.	WRI	TING AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY)	13
	3.1	Operating Mode When Writing/Verifying Program Memory	13
	3.2	Program Memory Writing Procedure	14
	3.3	Program Memory Reading Procedure	15
4.	ELE	CTRICAL SPECIFICATIONS	16
5.	PAC	KAGE DRAWING	23
6.	REC	OMMENDED SOLDERING CONDITIONS	25
AP	PENC	IX. DEVELOPMENT TOOLS	27

1. DIFFERENCES BETWEEN μ PD17236 AND μ PD17P236

 μ PD17P236 is equipped with PROM to which data can be written by the user instead of the internal mask ROM (program memory) of the μ PD17236.

Table 1-1 shows the differences between the μ PD17236 and μ PD17P236.

The CPU functions and internal hardware of the μ PD17P236, 17230, 17231, 17232, 17233, 17234, 17235, and 17236 are identical. Therefore, the μ PD17P236 can be used to evaluate the program developed for the μ PD17P30, 17231, 17232, 17233, 17234, 17235, and 17236 system. Note, however, that some of the electrical specifications such as supply current and low-voltage detection voltage of the μ PD17P236 are different from those of the μ PD17P30, 17230, 17231, 17232, 17233, 17234, 17235, and 17236.

Product Name	μPD17P236 (μPD17P236M1, 17P236M2, 17P236M3, 17P236M4)	μPD17236		
Program memory	One-time PROM	Mask ROM		
	32 Kbytes (16,384 × 16) (0000H-3FFFH)			
Data memory	223×4 bits			
Input/output of P1A₀ pin	 Input (μPD17P236M2, 17P236M4) Output (μPD17P236M1, 17P236M3) 	Any (mask option)		
Clock (Rfx) selection for carrier generation	 Rfx = fx/2 (μPD17P236M1, 17P236M2) Rfx = fx (μPD17P236M3, 17P236M4) 	Any (mask option)		
Low-voltage detection circuit ^{Note}	Provided	Any (mask option)		
Instruction execution time	 2 μs (V_{DD} = 3.0 to 3.6 V) 4 μs (V_{DD} = 2.2 to 3.6 V) 	 2 μs (V_{DD} = 2.2 to 3.6 V) 4 μs (V_{DD} = 2.0 to 3.6 V) 		
Supply voltage	V _{DD} = 2.2 to 3.6 V	V _{DD} = 2.0 to 3.6 V		
Package	 28-pin plastic SOP (9.53 mm (375)) 30-pin plastic SSOP (7.62 mm (300)) 			

Table 1-1. Differences among μ PD17236 and μ PD17P236

Note Although the circuit configuration is identical, its electrical characteristics differ depending on the product.

2. PIN FUNCTIONS

2.1 Normal Operation Mode (1/2)

Pin No.	Symbol		Function	Output Format	At Reset
27 (28) 28 (29) 1 (1) 2 (2)	P0D0 P0D1 P0D2 P0D3	These pins constitut or output mode in 4- In the input mode, th pull-up resistor, and matrix. The standby the input lines goes as N-ch open-drain lines of a key matrix	N-ch open-drain	Low-level output	
3 (3)	INT	· ·	quest signal. This signal releases the standby interrupt request signal is input to it when the able flag (IP) is set.	-	Input
4 (4) 5 (5) 6 (6) 7 (7)	P0E0 P0E1 P0E2 P0E3	These pins constitut output mode in 1-bit In the output mode, output port. In the in specified to connect	CMOS push-pull	Input	
8 (8)	REM	Outputs transfer sign Active-high output.	CMOS push-pull	Low-level output	
9 (9)	Vdd	Power supply		-	_
10 (10) 11 (11)	Xout Xin	Connects ceramic re	_	(Oscillation stops)	
12 (12)	GND	Ground	-	_	
13 (13)	RESET	Turns ON pull down and if the stack poin system. Usually, the	-	Input	
14 (14)	P1A ₀	μPD17P136M1, μPD17P136M3This pin is 1-bit output port (N-ch open-drain output) and can be used as the output lines of a key matrix.μPD17P136M2,This pin is 1-bit input port (CMOS input).		N-ch open-drain –	High- impedance output Input
			However, it cannot release the STOP mode.		•
15 (16) 16 (17) 17 (18) 18 (19)	P0A0 P0A1 P0A2 P0A3	These pins are CMC They can be used a If any one of these p	-	Input	
19 (20) 20 (21) 21 (22) 22 (23)	P0B0 P0B1 P0B2 P0B3	These pins constitut output mode in 1-bit In the input mode, th resistor, and can be matrix. The standby pins goes low. In the output mode, can be used as the	N-ch open-drain	Input	

Remark The number in parenthesis in the Pin No. column indicates the pin numbers of the 30-pin plastic SSOP.

2.1 Normal Operation Mode (2/2)

Pin No.	Symbol	Function	Output Format	At Reset
23 (24)	P0C ₀	These pins constitute a 4-bit I/O port that can be set in the input or	N-ch	Low-level
24 (25)	P0C1	output mode in 4-bit units (group I/O).	open-drain	output
25 (26)	P0C ₂	In the input mode, these pins are CMOS input pins with a pull-up		
26 (27)	P0C₃	resistor, and can be used as the key return input lines of a key		
		matrix. The standby status is released when at least one of these		
		pins goes low.		
		In the output mode, they serve as N-ch open-drain output pins and		
		can be used as the output lines of a key matrix.		
(15)	IC1	These pins cannot be used.	_	_
(30)	IC2	Leave open.		

Remark The number in parenthesis in the Pin No. column indicates the pin numbers of the 30-pin plastic SSOP.

2.2 PROM Programming Mode

Pin No.	Symbol	Function	Output Format	At Reset
3	Vpp	Power supply for PROM programming. Apply +12.5 V to this pin as the program voltage when writing/ verifying program memory.	_	_
9	Vdd	Power supply. Apply +6 V to this pin when writing/verifying program memory.	_	_
11	CLK	Inputs clock for PROM programming.	-	_
12	GND	Ground.	-	-
19 (20) 22 (23)	MD₀ MD₃	Input pins used to select operation mode when PROM is programmed.	-	Input
23 (24) 26 (27) 27 (28) 28 (29) 1 2	D4 D7 D0 D1 D2 D3	Input/output 8-bit data for PROM programming	CMOS push-pull	Input

Remarks 1. The other pins are not used in the PROM programming mode. How to handle the other opins are described in **PIN CONFIGURATION (2) PROM programming mode**.


2. The number in parenthesis in the Pin No. column indicates the pin numbers of the 30-pin plastic SSOP.

2.3 Input/Output Circuits

The equivalent input/output circuit for each μ PD17P236 pin is shown below.




(4) P1A






• Input mode (μPD17P236M2, 17P236M4)




• Output mode (µPD17P236M1, 17P236M3)




-0 Output - N-ch data latch $\overline{}$






(6) INT




Schmitt trigger input with hysteresis characteristics

(7) REM



(3) P0E



2.4 Processing of Unused Pins

Process the unused pins as follows:

Pin	Recommended Connection
P0A0-P0A3	Leave open.
P0B₀-P0B₃	
P0C ₀ -P0C ₃	
P0D ₀ -P0D ₃	
P0E0-P0E3	Input : Individually connect to VDD or GND via resistor. Output : Leave open.
P1A ₀	Connect to GND.
REM	Leave open.
INT	Connect to GND.
IC1, IC2	These pins cannot be used. Leave open.

Table 2-1. Processing of Unused Pins

2.5 Notes on Using the RESET and INT Pins


In addition to the functions shown in **2**. **PIN FUNCTIONS**, the RESET pin also has the function of setting a test mode (for IC testing) in which the internal operations of the μ PD17P236 are tested.

When a voltage higher than V_{DD} is applied to either of these pins, the test mode is set. This means that, even during normal operation, the μ PD17P236 may be set in the test mode if noise exceeding V_{DD} is applied.

For example, if the wiring length of the RESET or INT pin is too long, noise superimposed on the wiring line of the pin may cause the above problem.

Therefore, keep the wiring length of these pins as short as possible to suppress the noise; otherwise, take noise preventive measures as shown below by using external components.

• Connect diode with low VF between VDD and RESET/INT pin • Connect capacitor between VDD and RESET/INT pin



3. WRITING AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY)

The program memory of the μ PD17P236 is a one-time PROM of 16,384 \times 16 bits.

To write or verify this one-time PROM, the pins shown in Table 3-1 are used. Note that no address input pin is used. Instead, the address is updated by using the clock input from the CLK pin.

Pin Name Function			
Vpp	Supplies voltage when writing/verifying program memory.		
	Apply +12.5 V to this pin.		
Vdd	Power supply.		
	Supply +6 V to this pin when writing/verifying program memory.		
CLK	Inputs clock to update address when writing/verifying program memory.		
	By inputting pulse four times to CLK pin, address of program memory is updated.		
MD0-MD3	Input to select operation mode when writing/verifying program memory.		
D0-D7	Inputs/outputs 8-bit data when writing/verifying program memory.		

Table 3-1. Pins Used to Write/Verify Program Memory

3.1 Operating Mode When Writing/Verifying Program Memory

The μ PD17P236 is set in the program memory write/verify mode when +6 V is applied to the V_{DD} pin and +12.5 V is applied to the V_{PP} pin after the μ PD17P236 has been in the reset status (V_{DD} = 5 V, RESET = 0 V) for a specific time. In this mode, the operating modes shown in Table 3-2 can be set by setting the MD₀ through MD₃ pins. Leave all the pins other than those shown in Table 3-1 unconnected or connect them to GND via pull-down resistor (470 Ω). (See **PIN CONFIGURATION (2) PROM programming mode.)**

Setting of Operating Mode					Operating Mode	
Vpp	Vdd	MDo	MD1	MD2	MD3	
+12.5 V	+6 V	Н	L	Н	L	Program memory address 0 clear mode
		L	Н	Н	Н	Write mode
		L	L	н	н	Verify mode
		н	×	н	н	Program inhibit mode

Table 3-2. Setting Operation Mode


×: don't care (L or H)

3.2 Program Memory Writing Procedure

The program memory is written at high speed in the following procedure.

- (1) Pull down the pins not used to GND via resistor. Keep the CLK pin low.
- (2) Supply 5 V to the V_DD pin. Keep the V_{PP} pin low.
- (3) Supply 5 V to the VPP pin after waiting for 10 μ s.
- (4) Set the program memory address 0 clear mode by using the mode setting pins.
- (5) Supply +6 V to VDD and +12.5 V to VPP.
- (6) Set the program inhibit mode.
- (7) Write data to the program memory in the 1-ms write mode.
- (8) Set the program inhibit mode.
- (9) Set the verify mode. If the data have been written to the program memory, proceed to (10). If not, repeat steps (7) through (9).
- (10) Additional writing of (number of times of writing in (7) through (9): X) \times 1 ms.
- (11) Set the program inhibit mode.
- (12) Input a pulse to the CLK pin four times to update the program memory address (+1).
- (13) Repeat steps (7) through (12) up to the last address.
- (14) Set the 0 clear mode of the program memory address.
- (15) Change the voltages on the VDD and VPP pins to 5 V.
- (16) Turn off power.


The following figure illustrates steps (2) through (12) above.



3.3 Program Memory Reading Procedure

- (1) Pull down the pins not used to GND via resistor. Keep the CLK pin low.
- (2) Supply 5 V to the V_DD pin. Keep the V_PP pin low.
- (3) Supply 5 V to the VPP pin after waiting for 10 μ s.
- (4) Set the program memory address 0 clear mode by using the mode setting pins.
- (5) Supply +6 V to VDD and +12.5 V to VPP.
- (6) Set the program inhibit mode.
- (7) Set the verify mode. Data of each address is output sequentially each time the clock pulse is input to the CLK pin four times.
- (8) Set the program inhibit mode.
- (9) Set the program memory address 0 clear mode.
- (10) Change the voltage on the V_{DD} and V_{PP} pins to 5 V.
- (11) Turn off power.

The following figure illustrates steps (2) through (9) above.



4. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings $(T_A = 25^{\circ}C)$

Item	Symbol	Conditior	Ratings	Unit	
Supply voltage	Vdd			-0.3 to +7.0	V
PROM power supply	Vpp			-0.3 to +13.5	V
Input voltage	Vi			-0.3 to V _{DD} + 0.3	V
Output voltage	Vo			-0.3 to V _{DD} + 0.3	V
High-level output current ^{Note}	Іон	REM pin	Peak value	-36.0	mA
			rms value	-24.0	mA
		1 pin (P0E pin)	Peak value	-7.5	mA
			rms value	-5.0	mA
		Total of P0E pins	Peak value	-22.5	mA
			rms value	-15.0	mA
Low-level output current ^{Note}	lol	1 pin (P0B, P0C, P0D,	Peak value	7.5	mA
		P0E, P1A ₀ , or REM pin)	rms value	5.0	mA
		Total of P0B, P0C, P0D,	Peak value	22.5	mA
		P1A ₀ , REM pins	rms value	15.0	mA
		Total of P0E pins	Peak value	30.0	mA
			rms value	20.0	mA
Operating temperature	TA			-40 to +85	°C
Storage temperature	Tstg			-65 to +150	°C
Power dissipation	Pd	T _A = 85°C	180	mW	


Note The rms value should be calculated as follows: [rms value] = [Peak value] $\times \sqrt{\text{Duty}}$

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Item	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	Vdd1	fx = 1 MHz	High-speed mode (Instruction execution time: 16 μ s)	2.2		3.6	V
	Vdd2	fx = 4 MHz	High-speed mode (Instruction execution time: 4 μ s)				
	Vdd3	fx = 8 MHz	Ordinary mode (Instruction execution time: 4 μ s)				
	Vdd4		High-speed mode (Instruction execution time: 2 μ s)	3.0		3.6	V
Oscillation frequency	fx			1.0	4.0	8.0	MHz
Operating temperature	TA			-40	+25	+85	°C
Low-voltage detector circuit ^{Note}	tcy			4		32	μs

Recommended Operating Ranges (T_A = -40 to +85 $^{\circ}$ C, V_{DD} = 2.2 to 3.6 V)

Note Reset if the status of V_{DD} = 2.05 V (TYP.) lasts for 1 ms or longer. Program hang-up does not occur even if the voltage drops, until the reset function is effected. Some oscillators stop oscillating before the reset function is effected.



Remark The region indicated by the broken line in the above figure is the guaranteed operating range in the high-speed mode.


System Clock Oscillator Characteristics ($T_A = -40$ to +85 °C, $V_{DD} = 2.2$ to 3.6 V)

Resonator	Recommended Constants	ltem	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillation frequency (fx) ^{Note 1}		1.0	4.0	8.0	MHz
		Oscillation stabilization time ^{Note 2}	After V _{DD} reached MIN. in oscillation voltage range			4	ms

Notes 1. The oscillation frequency only indicates the oscillator characteristics.

- 2. The oscillation stabilization time is necessary for oscillation to be stabilized, after VDD application or STOP mode release.
- Caution To use a system clock oscillator circuit, perform the wiring in the area enclosed by the dotted line in the above figure as follows, to avoid adverse wiring capacitance influences:
 - Keep wiring length as short as possible.
 - Do not cross a signal line with some other signal lines. Do not route the wiring in the vicinity of lines through which a large current flows.
 - Always keep the oscillator capacitor ground at the same potential as GND. Do not ground the capacitor to a ground pattern, through which a large current flows.
 - Do not extract signals from the oscillator.

External circuit example



Remark For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

DC Characteristics	; (T₄ = −40 to +85 °C	, VDD = 2.2 to 3.6 V)
---------------------------	-----------------------	-----------------------


Item	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
High-level input voltage	VIHI1	P1A₀ (input), RES	BET, INT				0.8Vdd		Vdd	V
	VIH2	P0A, P0B, P0C, F	P0D				0.7Vdd		Vdd	V
	Vінз	P0E	P0E			0.8Vdd		Vdd	V	
Low-level input voltage	VIL1	P1A₀ (input), RES	BET, INT				0		0.2Vdd	V
	VIL2	P0A, P0B, P0C, F	P0D				0		0.3Vdd	V
	VIL3	P0E					0		0.35Vdd	V
High-level input leakage current	Ілн	P0A, P0B, P0C, F P1A₀, RESET, IN		Vін	= Vda)			3	μA
Low-level input leakage	ILIL1	INT, P1A₀		Vı∟ :	= 0 V	,			-3	μΑ
current	ILIL2	P0E			= 0 V pull-	up resistor			-3	μA
Internal pull-up resistor	R1	P0E, RESET (pul	led up)				25	50	100	kΩ
	R ₂	P0A, P0B, P0C, F	P0D				100	200	400	kΩ
Internal pull-down resistor	R₃	RESET (pulled do	RESET (pulled down)			2.5	5	10	kΩ	
High-level output current	Іон1	REM	REM V _{OH} = 1.0 V, V _{DD} = 3 V			-6	-13	-24	mA	
High-level output voltage	Vон	P0E, REM			Іон =	= -0.5 mA	Vdd-0.3		Vdd	V
Low-level output voltage	Vol1	P0B, P0C, P0D, P1	Ao (output),	REM	lol =	= 0.5 mA	0		0.3	V
	Vol2	P0E			lol =	= 1.5 mA	0		0.3	V
Low-voltage detection voltage	Vdt	RESET pin pulled	d down, Vdt	= Vdi	C			2.05	2.2	V
Data retention voltage	Vdddr	RESET = low leve	el or STOP	mode	;		1.3		3.6	V
Supply current	IDD1	Operating mode	VDD = 3 V	′±10%	% f	x = 1 MHz		0.55	1.1	mA
		(high-speed)			f	× = 4 MHz		1.0	2.0	mA
					f	× = 8 MHz		1.3	2.6	mA
	IDD2	Operating mode	VDD = 3 V	′ ±10%	⁄6 f	x = 1 MHz		0.5	1.0	mA
		(low-speed)			f	x = 4 MHz		0.75	1.5	mA
					f	x = 8 MHz		0.9	1.8	mA
	Ірдз	HALT mode	VDD = 3 V	±10%	⁄6 f	x = 1 MHz		0.4	0.8	mA
					f	x = 4 MHz		0.5	1.0	mA
					f	x = 8 MHz		0.6	1.2	mA
	IDD4	STOP mode	VDD = 3 V	′±10%	6			2.0	20.0	μΑ
			built-in P	C	ר	Γ _A = 25°C		2.0	5.0	μΑ

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU clock cycle time ^{Note}	tCY1		3.8		33	μs
(instruction execution time)	tCY2	$V_{DD} = 3.0 \text{ to } 3.6 \text{ V}$	1.9		33	μs
INT high/low level width	tinth, tintl		20			μs
RESET low level lwidth	trsl		10			μs

AC Characteristics (T_A = -40 to +85 °C, V_{DD} = 2.2 to 3.6 V)

Note The CPU clock cycle time (instruction execution time) is determined by the oscillation frequency of the resonator connected and SYSCK (RF: address 02H) of the register file.

The figure on the right shows the CPU clock cycle time tcy vs. supply voltage V_{DD} characteristics.



Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-level input voltage	VIH1	Other than CLK	0.7Vdd		Vdd	V
	VIH2	CLK	Vdd - 0.5		Vdd	V
Low-level input voltage	VIL1	Other than CLK	0		0.3Vdd	V
	VIL2	CLK	0		0.4	V
Input leakage current	lu	VIN = VIL OF VIH			10	μA
High-level output voltage	Vон	Iон = −1 mA	Vdd - 1.0			V
Low-level output voltage	Vol	IoL = 1.6 mA			0.4	V
VDD supply current	loo				30	mA
VPP supply current	Ірр	$MD_0 = V_{IL}, MD_1 = V_{IH}$			30	mA

DC Programming Characteristics (TA = 25°C, VDD = 6.0 \pm 0.25 V, VPP = 12.5 \pm 0.3 V)

Cautions 1. Keep VPP to within +13.5 V including overshoot.


2. Apply VDD before VPP and turns it off after VPP.


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Address setup time ^{Note} (vs. MD₀↓)	tas		2			μs
MD ₁ setup time (vs. $MD_0\downarrow$)	t _{M1S}		2			μs
Data setup time (vs. MD₀↓)	tos		2			μs
Address hold time ^{Note} (vs. MD₀↑)	tан		2			μs
Data hold time (vs. MD₀↑)	tон		2			μs
$MD_0 \hat{\uparrow} \rightarrow$ data output float delay time	tdf		0		130	ns
VPP setup time (vs. MD₃↑)	tvps		2			μs
V _{DD} setup time (vs. MD₃ [↑])	tvds		2			μs
Initial program pulse width	tew		0.95	1.0	1.05	ms
Additional program pulse width	topw		0.95		21.0	ms
MD₀ setup time (vs. MD₁↑)	tмos		2			μs
$MD_0 {\downarrow} { ightarrow}$ data output delay time	tov	$MD_0 = MD_1 = V_{1L}$			1	μs
MD₁ hold time (vs. MD₀↑)	tм1н	tм1н+tм1r ≥ 50 <i>µ</i> s	2			μs
MD₁ recovery time (vs. MD₀↓)	t _{M1R}		2			μs
Program counter reset time	t PCR		10			μs
CLK input high-, low-level width	tхн, tх∟		0.125			μs
CLK input frequency	fx				4.19	MHz
Initial mode set time	tı		2			μs
MD₃ setup time (vs. MD₁↑)	tмзs		2			μs
MD₃ hold time (vs. MD₁↓)	tмзн		2			μs
MD ₃ setup time (vs. MD ₀ ↓)	tмзsr	When program memory is read	2			μs
$Address^{\mathbf{Note}} \to data \text{ output delay time}$	t dad	When program memory is read			2	μs
$Address^{Note} \to data$ output hold time	t had	When program memory is read	0		130	ns
MD₃ hold time (vs. MD₀↑)	tмзнк	When program memory is read	2			μs
$MD_3 \downarrow \rightarrow$ data output float delay time	t dfr	When program memory is read			2	μs
Reset setup time	tres		10			μs


AC Programming Characteristics (TA = 25°C, VDD = 6.0 \pm 0.25 V, VPP = 12.5 \pm 0.3 V)

Note The internal address increment (+1) is performed on the fall of the 3rd clock, where 4 clocks compreise one cycle. The internal clock is not connected to a pin.

Program Memory Write Timing










5. PACKAGE DRAWING


28-PIN PLASTIC SOP (9.53 mm (375))



detail of lead end








NOTE


Each lead centerline is located within 0.12 mm of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS
А	17.9±0.17
В	0.78 MAX.
С	1.27 (T.P.)
D	$0.42\substack{+0.08\\-0.07}$
E	0.1±0.1
F	2.6±0.2
G	2.50
Н	10.3±0.3
I	7.2±0.2
J	1.6±0.2
к	$0.17\substack{+0.08\\-0.07}$
L	0.8±0.2
М	0.12
Ν	0.15
Р	$3^{\circ + 7^{\circ}}_{-3^{\circ}}$
	P28GM-50-375B-5


30-PIN PLASTIC SSOP (7.62 mm (300))



detail of lead end







NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	9.85±0.15
В	0.45 MAX.
С	0.65 (T.P.)
D	$0.24\substack{+0.08\\-0.07}$
E	0.1±0.05
F	1.3±0.1
G	1.2
Н	8.1±0.2
I	6.1±0.2
J	1.0±0.2
К	0.17±0.03
L	0.5
М	0.13
N	0.10
Ρ	$3^{\circ}^{+5^{\circ}}_{-3^{\circ}}$
Т	0.25
U	0.6±0.15
	S30MC-65-5A4-2

6. RECOMMENDED SOLDERING CONDITIONS

For the μ PD17P236 soldering must be performed under the following conditions.

For details of recommended conditions for surface mounting, refer to information document "Semiconductor

Device Mounting Technology Manual" (C10535E).

For other soldering methods, please consult with NEC personnel.

Table 6-1. Soldering Conditions of Surface Mount Type

(1) μPD17P236M1GT: 28-pin plastic SOP (9.35 mm (375)) μPD17P236M2GT: 28-pin plastic SOP (9.35 mm (375)) μPD17P236M3GT: 28-pin plastic SOP (9.35 mm (375)) μPD17P236M4GT: 28-pin plastic SOP (9.35 mm (375))

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (210°C min.), Number of times: 2 max. Number of days: 7 ^{Note} (after that, prebaking is necessary at 125°C for 10 hours) <caution> Non-heat-resistant trays, such as magazine and taping trays, cannot be baked before unpacking.</caution>	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (200°C min.), Number of days: 7 ^{Note} (after that, prebaking is necessary at 125°C for 10 hours) <caution> Non-heat-resistant trays, such as magazine and taping trays, cannot be baked before unpacking.</caution>	VP15-107-2
Wave soldering	Solder bath temperature: 260°C max, Time: 10 seconds max., Number of times: once, preheating temperature: 120°C max. (package surface temperature) Number of days: 7 ^{Note} (after that, prebaking is necessary at 125°C for 10 hours)	WS60-107-1
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per side of device)	_

Note After opening the dry pack, store it at 25 °C or less and 6.5 % RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

(2) μPD17P236M1MC-5A4: 30-pin plastic SSOP (7.62 mm (300)) μPD17P236M2MC-5A4: 30-pin plastic SSOP (7.62 mm (300)) μPD17P236M3MC-5A4: 30-pin plastic SSOP (7.62 mm (300)) μPD17P236M4MC-5A4: 30-pin plastic SSOP (7.62 mm (300))

Soldering Method	Soldering Conditions	Symbol
Intrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (210°C min.), Number of times: 2 max. Number of days: 3 ^{Note} (after that, prebaking is necessary at 125°C for 10 hours) <caution> Non-heat-resistant trays, such as magazine and taping trays, cannot be baked before unpacking.</caution>	IR35-103-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (200°C min.), Number of times: 2 max. Number of days: 3 ^{Note} (after that, prebaking is necessary at 125°C for 10 hours) <caution> Non-heat-resistant trays, such as magazine and taping trays, cannot be baked before unpacking.</caution>	VP15-103-2
Wave soldering	Solder bath temperature: 260°C max, Time: 10 seconds max., Number of times: once, preheating temperature: 120°C max. (package surface temperature) Number of days: 3 ^{Note} (after that, prebaking is necessary at 125°C for 10 hours)	WS60-103-1
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per side of device)	_

Note After opening the dry pack, store it at 25 °C or less and 6.5 % RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

APPENDIX. DEVELOPMENT TOOLS

To develop the programs for the μ PD17P236 subseries, the following development tools are available:

Hardware

Name	Remarks			
In-circuit emulator (IE-17K, IE-17K-ET ^{Note 1})	 IE-17K and IE-17K-ET are the in-circuit emulators used in common with the 17K series microcontroller. IE-17K and IE-17K-ET are connected to a PC-9800 series or IBM PC/ATTM compatible machines as the host machine with RS-232C. By using these in-circuit emulators with a system evaluation board corresponding to the microcomputer, the emulators can emulate the microcomputer. A higher level debugging environment can be provided by using man-machine interface <i>SIMPLEHOSTTM</i>. 			
SE board (SE-17235)	This is an SE board for μ PD17236 subseries. It can be used alone to evaluate a system or in combination with an in-circuit emulator for debugging.			
Emulation probe (EP-17K28GT)	EP-17K28GT is an emulation probe for 17K series 28-pin SOP (GM-375B). When used with EV9500GT-28 ^{Note 2} , it connects an SE board to the target system.			
Emulation probe (EP-17K30GS)	EP-17K30GS is an emulation probe for 17K series 30-pin SSOP (MC-5A4). When used with EV-9500GT-30 ^{Note 3} , it connects an SE board to the target system.			
Conversion adapter (EV-9500GT-28 ^{Note 2})	The EV-9500GT-28 is a conversion adapter for the 28-pin SOP (GM-375B). It is used to connect the EP-17K28GT and target system.			
Conversion adapter (EV-9500GT-30 ^{Note 3})	The EV-9500GT-30 is a conversion adapter for the 30-pin SSOP (MC-5A4). It is used to connect the EP-17K30GS and target system.			
PROM programmer (AF-9706 ^{Note 4} , AF-9708 ^{Note 4} , AF-9709 ^{Note 4})	AF-9706, AF-9708, and AF-9709 are PROM programmers corresponding to μ PD17P236. By connecting program adapter PA-17P236 to this PROM programmer, μ PD17P236 can be programmed.			
Program adapter (PA-17P236)	PA-17P236 are adapters that is used to program μ PD17P236, and is used in combination with AF-9706, AF-9708, or AF-9709.			

Notes 1. Low-cost model: External power supply type

- 2. Two EV-9500GT-28 are supplied with the EP-17K28GT. Five EV-9500GT-28 are optionally available as a set.
- **3.** Two EV-9500GT-30 are supplied with the EP-17K30GS. Five EV-9500GT-30 are optionally available as a set.
- These are products from Ando Electric Co., Ltd. For details, consult Ando Electric Co., Ltd. (Tel: 03-3733-1166).

Software

Name	Outline	Host Machine	OS	Supply	Order Code
17K assembler (RA17K)	The RA17K is an assembler common to the 17K series products. When developing the program of devices, RA17K is used in combination with a device file (AS17235).	PC-9800 series	Japanese Windows TM	3.5" 2HD	μSAA13RA17K
		IBM PC/AT compatible machine	Japanese Windows	3.5" 2HC	μSAB13RA17K
			English Windows		μSBB13RA17K
Device file (AS17235)	The AS17235 is a device file for μ PD17230, 17231, 17232, 17233, 17234, 17235, and 17236 and is used in combination with an assembler for the 17K series (RA17K).	PC-9800 series	Japanese Windows	3.5" 2HD	μSAA13AS17235
		IBM PC/AT compatible machine	Japanese Windows	3.5" 2HC	μSAB13AS17235
			English Windows		μSBB13AS17235
Support software (<i>SIMPLEHOST</i>)	<i>SIMPLEHOST</i> is a software package that enables man-machine interface on the Windows when a program is developed by using an in-circuit emulator and a personal computer.	PC-9800 series	Japanese Windows	3.5" 2HD	μSAA13ID17K
		IBM PC/AT compatible machine	Japanese Windows	3.5" 2HC	μSAB13ID17K
			English Windows		μSBB13ID17K

NOTES FOR CMOS DEVICES -

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.l.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99 NEC Electronics (Germany) GmbH Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A. Spain Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. United Square, Singapore 1130 Tel: 65-253-8311 Fax: 65-250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377

Fax: 02-2719-2377

NEC do Brasil S.A.

Electron Devices Division Rodovia Presidente Dutra, Km 214 07210-902-Guarulhos-SP Brasil Tel: 55-11-6465-6810 Fax: 55-11-6465-6829

J99.1

SIMPLEHOST is a trademark of NEC Corporation.

Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of IBM Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- The information in this document is current as of June, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products
 developed based on a customer-designated "quality assurance program" for a specific application. The
 recommended applications of a semiconductor product depend on its quality grade, as indicated below.
 Customers must check the quality grade of each semiconductor product before using it in a particular
 application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

"NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
 "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4