# NEC

# MOS INTEGRATED CIRCUIT $\mu \, \mathbf{PD16740}$

# 384-OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 256-GRAY SCALES)

The  $\mu$  PD16740 is a source driver for TFT-LCDs capable of dealing with displays with 256 gray scales. Data input is based on digital input configured as 8 bits by 6 dots (2 pixels), which can realize a full-color display of 16,700,000 colors by output of 256 values  $\gamma$ -corrected by an internal D/A converter and 11 external power modules. Because the output dynamic range is as large as Vss<sub>2</sub> + 0.1 V to Vref – 0.1 V, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion, n-line inversion and column line inversion when mounted on a single side, this source driver is equipped with a built-in 8-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. The D/A converter, which incorporates a digital offset circuit, is suitable for an LCD panel in which liquid crystal transmittance in positive and negative polarities is different. Assuring a maximum clock frequency of 40 MHz when driving at 3.0 V, this driver is applicable to SXGA and XGA-standard TFT-LCD panels.

# FEATURES

- CMOS level input
- 384-output channel
- Input of 8 bits (gradation data) by 6 dots
- Capable of outputting 256 values by means of 11 external power modules and a D/A converter (C-DAC)
- Logic Part Power Supply Voltage (VDD1) : 3.3 ± 0.3 V
- Driver Part Power Supply Voltage (VDD2) : 8.5  $\pm$  0.5 V
- High-speed data transfer: fMAX. = 40 MHz (internal data transfer speed when operating at VDD1 = 3.0 V)
- Output dynamic range Vss2 + 0.1 V to Vref 0.1 V
- Apply for dot-line inversion, n-line inversion and column line inversion
- Output voltage polarity reverse is possible (POLA)
- Input data reverse function is incorporated (POLB)


# ORDERING INFORMATION

Part Number	Package	
$\mu$ PD16740N-XXX	TCP (TAB package)	

**Remark** The TCP's external shape is custom-order item. Users are requested to consult with a NEC sales representative.


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

# 1. BLOCK DIAGRAM



Remark /xxx indicates active low signal.

# 2. PIN CONFIGURATION (µ PD16740N-xxx)



Remark This figure does not specify the TCP package.

# 3. PIN FUNCTIONS

Pin Symbol	Pin Name	Description
S1 to S384	Driver output	The D/A converted 64/256-gray-scale analog voltage is output.
Doo to Do7	Display data	The display data is input in either a 48-bit width of 8-bit gray-scale data $\times$ 6 dots (2
D10 to D17		pixels) or in a 36-bit width of 6-bit gray-scale data $\times$ 6 dots (2 pixels).
D20 to D27		In 8-bit input: Dx7: MSB, Dx0: LSB
D30 to D37	-	In 6-bit input: Dxr: MSB, Dx2: LSB
D40 to D47	-	In 6-bit input (DW <sub>sel</sub> = L), the $D_{n0}$ and $D_{n1}$ pins are fixed to low in the IC. Therefore, be sure to leave them open on TCP.
D50 to D57	-	
DWsel	6-/8-bit input control	This pin switches the bit width of the display data between 6 bits and 8 bits.
		DW <sub>sel</sub> = H: 8-bit input
		DW <sub>sel</sub> = L: 6-bit input
		This pin is pulled down internally.
R,/L	Shift direction control input	These refer to the start pulse input/output pins when driver ICs are connected in cascade. The shift directions of the shift registers are as follows. R,/L = H(Right shift) : STHR (input) $\rightarrow$ S1 $\rightarrow$ S384 $\rightarrow$ STHL (output) R,/L = L (Left shift) : STHL (input) $\rightarrow$ S384 $\rightarrow$ S1 $\rightarrow$ STHR (output)
STHR	Right shift start pulse input/output	Start pulse I/O pin at cascade connection. The display data is acquired when the high level is read at the rising edge of CLK.
STHL	Left shift start pulse	Right shift : STHR is input. STHL is output.
	input/output	Left shift : STHL is input. STHR is output.
CLK	Shift clock input	Refers to the shift register's shift clock input. The display data is incorporated into
		the data register at the rising edge. At the rising edge of the 64th clock after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-level driver. Start pulse high level is read at rising edge of CLK, start to load the display data from next rising edge of CLK. Also, after start pulse input and CLK input 66 pulses, it stops to load the display data and it makes contents of shift register clear at rising edge of STB.
STB	Latch input	After the contents of data register is transferred to a latch at a rising edge and is cleared, operation of analog output voltage for output voltage is started.
INH	Inhibit input	At the falling edge complete calculation of analog output voltage, and output the
		voltage appointed by display data.
POLA	Polarity input	<ul> <li>This signal is read at the rising edge of latch signal and determines the output voltage polarity to reference voltage of each output pin.</li> <li>POLA = L : Pins with even number are negative output. Pins with odd number are positive output.</li> <li>POLA = H : Pins with even number are positive output. Pins with odd number are negative output.</li> </ul>
POLB	Data inversion	By inputting a switching signal to this pin, this pin enables the data whose polarity
		is reversed to be read. POLB = H : Acquires with displayed data reversed POLB = L : Acquires raw displayed data
Vref	Reference power supply	This terminal is the input reference power supply need to calculation output. Please refer to 4. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE.
$V_0$ to $V_9$	$\gamma$ -corrected power supplies	Input the $\gamma$ -corrected power supplies from outside by using operational amplifier. Make sure to maintain the following relationships.
		$ \begin{array}{l} V_{ref} - 0.1 \; V \geq V_0 \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_5 \geq V_6 \geq V_7 \geq V_8 \geq V_9 \geq V_{SS2} + \; 0.1 \; V \\ V_{ref} - 0.1 \; V \geq V_9 \geq V_8 \geq V_7 \geq V_6 \geq V_5 \geq V_4 \geq V_3 \geq V_2 \geq V_1 \geq V_0 \geq V_{SS2} + \; 0.1 \; V \end{array} $
		During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level.
Vdd1	Logic power supply	$3.3 \text{ V} \pm 0.3 \text{ V}$
Vdd2	Driver power supply	$8.5 \text{ V} \pm 0.5 \text{ V}$
Vss1	Logic ground	Grounding
Vss2	Driver ground	Grounding

- Cautions 1. The power start sequence must be V<sub>DD1</sub> → logic input → V<sub>DD2</sub> → V<sub>ref</sub> → V<sub>0</sub> to V<sub>9</sub> in that order. Reverse this sequence to shut down. Be sure to observe this power sequence even during a transition period.
  - 2. To stabilize the supply voltage, please be sure to insert each 0.1  $\mu$  F, 0.47  $\mu$  F bypass capacitor between V<sub>DD1</sub>-V<sub>SS1</sub> and V<sub>DD2</sub>-V<sub>SS2</sub>. Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about 0.01  $\mu$  F is also advised between the  $\gamma$ -corrected power supply terminals (V<sub>0</sub>, V<sub>1</sub>, V<sub>2</sub>, ..., V<sub>9</sub>) and V<sub>SS2</sub>.
  - 3. This IC employs the C-DAC circuit to control gray-scale generation. The γ-corrected voltage is sampled between the rising of the STB signal and the rising of the INH signal, and the γ-corrected voltage is output from the driver output pin two or three clocks after the INH signal falls. That is, each gray-scale voltage is determined by sampling γ-corrected voltage. At this time, a large transient current flows instantly into the γ-corrected power supply pin. Therefore, when inputting γ-corrected voltage and γ-corrected reference voltage, an operational amplifier is recommended to reduce the input impedance of this pin. In addition to this, the voltage to be input to this pin needs to be stabilized.

When a switching signal with high frequency is input to the  $\gamma$ -corrected power supply pin, the application voltage becomes unstable and display may be abnormal. For details of the output timing, refer to 9. SWITCHING CHARACTERISTICS WAVEFORM.

4. When this product is used as a 6-bit driver (DWsel = L), the wiring for the Dn1 and Dn2 (lower 2 bits of display data) pins must be left open on the TCP, since they are forcibly short-circuited to Vss1 in the IC.

# 4. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE


#### 4.1 Calculation of output voltage in 8-bit input

 $(DW_{sel} = H, V_{ref} - 0.1 \ V \ge V_0 \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5 \ge V_6 \ge V_7 \ge V_8 \ge V_9 \ge V_{SS2} \ + \ 0.1 \ V \ )$ 

Gray	Binary			In	iput D	ata				Output Voltage	Output Voltage
Scale		Dx7	Dx6	Dx5	Dx4	D <sub>x3</sub>	Dx2	Dx1	Dx0	S <sub>2n-1</sub> (POLA=H), S <sub>2n</sub> (POLA=L)	S2n(POLA=H),S2n-1(POLA=L)
0	00H	0	0	0	0	0	0	0	0	2Vref - {V8+(V9 - V8) x 31/32}	V8+(V9-V8) x 31/32
1	01H	0	0	0	0	0	0	1	1	2V <sub>ref</sub> - {V <sub>8</sub> +(V <sub>9</sub> - V <sub>8</sub> ) x 30/32}	V8+(V9-V8) x 30/32
30	1EH	0	0	0	1	1	1	1	0	2V <sub>ref</sub> - {V <sub>8</sub> +(V <sub>9</sub> - V <sub>8</sub> ) x 1/32}	V8+(V9-V8) x 1/32
31	1FH	0	0	0	1	1	1	1	1	2V <sub>ref</sub> – V <sub>8</sub>	V8
32	20H	0	0	1	0	0	0	0	0	2V <sub>ref</sub> - {V7+(V8 - V7) x 31/32}	V7+(V8-V7) x 31/32
33	21H	0	0	1	0	0	0	1	1	2V <sub>ref</sub> - {V7+(V8 - V7) x 30/32}	V7+(V8-V7) x 30/32
62	3EH	0	0	1	1	1	1	1	0	2V <sub>ref</sub> - {V7+(V8 - V7) x 1/32}	V7+(V8-V7) x 1/32
63	3FH	0	0	1	1	1	1	1	1	2V <sub>ref</sub> – V <sub>7</sub>	V7
64	40H	0	1	0	0	0	0	0	0	2V <sub>ref</sub> - {V <sub>6</sub> +(V <sub>7</sub> - V <sub>6</sub> ) x 31/32}	V6+(V7-V6) x 31/32
65	41H	0	1	0	0	0	0	1	1	2V <sub>ref</sub> - {V <sub>6</sub> +(V <sub>7</sub> - V <sub>6</sub> ) x 30/32}	V6+(V7-V6) x 30/32
94	5EH	0	1	0	1	1	1	1	0	2V <sub>ref</sub> - {V <sub>6</sub> +(V <sub>7</sub> - V <sub>6</sub> ) x 1/32}	V6+(V7-V6) x 1/32
95	5FH	0	1	0	1	1	1	1	1	2V <sub>ref</sub> – V <sub>6</sub>	V6
96	60H	0	1	1	0	0	0	0	0	2V <sub>ref</sub> - {V <sub>5</sub> +(V <sub>6</sub> - V <sub>5</sub> ) x 31/32}	V5+(V6-V5) x 31/32
97	61H	0	1	1	0	0	0	1	1	2V <sub>ref</sub> - {V <sub>5</sub> +(V <sub>6</sub> - V <sub>5</sub> ) x 30/32}	V5+(V6-V5) x 30/32
126	7EH	0	1	1	1	1	1	1	0	2V <sub>ref</sub> - {V <sub>5</sub> +(V <sub>6</sub> - V <sub>5</sub> ) x 1/32}	V5+(V6-V5) x 1/32
127	7FH	0	1	1	1	1	1	1	1	2V <sub>ref</sub> - V <sub>5</sub>	V5
128	80H	1	0	0	0	0	0	0	0	2V <sub>ref</sub> - {V <sub>4</sub> +(V <sub>5</sub> - V <sub>4</sub> ) x 31/32}	V4+(V5-V4) x 31/32
129	81H '	1	0	0	0	0	0	1	1	2V <sub>ref</sub> - {V <sub>4</sub> +(V <sub>5</sub> - V <sub>4</sub> ) x 30/32}	V4+(V5-V4) x 30/32
158	9EH	1	0	0	1	1	1	1	0	2V <sub>ref</sub> - {V <sub>4</sub> +(V <sub>5</sub> - V <sub>4</sub> ) x 1/32}	V4+(V5-V4) x 1/32
159	9FH	1	0	0	1	1	1	1	1	2V <sub>ref</sub> – V <sub>4</sub>	V4
160	A0H	1	0	1	0	0	0	0	0	2V <sub>ref</sub> - {V <sub>3</sub> +(V <sub>4</sub> - V <sub>3</sub> ) x 31/32}	V3+(V4-V3) x 31/32
161	A1H	1	0	1	0	0	0	1	1	2V <sub>ref</sub> - {V <sub>3</sub> +(V <sub>4</sub> - V <sub>3</sub> ) x 30/32}	V3+(V4-V3) x 30/32
190	BEH	1	0	1	1	1	1	1	0	2V <sub>ref</sub> - {V <sub>3</sub> +(V <sub>4</sub> - V <sub>3</sub> ) x 1/32}	V3+(V4-V3) x 1/32
191	BFH	1	0	1	1	1	1	1	1	2V <sub>ref</sub> – V <sub>3</sub>	V3
192	C0H	1	1	0	0	0	0	0	0	$2V_{ref} - \{V_2 + (V_3 - V_2) \times 31/32\}$	V2+(V3-V2) x 31/32
193 ¦	C1H	1	1	0	0	0	0	1	1	2V <sub>ref</sub> - {V <sub>2</sub> +(V <sub>3</sub> - V <sub>2</sub> ) x 30/32}	V2+(V3-V2) x 30/32
				6	,		,		6		
222	DEH	1	1	0	1	1	1	1	0	$2V_{ref} - \{V_2 + (V_3 - V_2) \times 1/32\}$	V2+(V3-V2) x 1/32
223	DFH	1	1	0	1	1	1	1	1	$2V_{ref} - V_2$	V2
224	E0H	1	1	1	0	0		0	0	$2V_{ref} - \{V_1 + (V_2 - V_1) \times 31/32\}$	V1+(V2-V1) x 31/32
225 ¦	E1H ¦	1	1	1	0	0	0	1	1	2V <sub>ref</sub> - {V1+(V2 - V1) x 30/32}	V1+(V2-V1) x 30/32
254	EEU		4	4	4	4	4	4	0		
254 255	FEH	1	1	1	1	1	1	1	0	$2V_{ref} - \{V_1 + (V_2 - V_1) \times 1/32\}$	V1+(V2-V1) x 1/32
255	FFH	1	1	1	1	1	1	1	1	2V <sub>ref</sub> – V <sub>0</sub>	Vo

#### 4.2 Curved line of output voltage in 8-bit input

 $(DW_{sel} = H, POLA = H, V_{ref} - 0.1 V \ge V_0 \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5 \ge V_6 \ge V_7 \ge V_8 \ge V_9 \ge V_{SS2} + 0.1 V)$ 




#### 4.3 Calculation of output voltage in 6-bit input

 $(DW_{sel} = L, V_{ref} - 0.1 \ V \ge V_0 \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5 \ge V_6 \ge V_7 \ge V_8 \ge V_9 \ge V_{SS2} + 0.1 \ V \ )$ 

Gray	Binary			In	put D	ata				Output Voltage	Output Voltage
Scale		Dx7	Dx6	Dx5	D <sub>X4</sub>	Dx3	Dx2	D <sub>X1</sub>	D <sub>x0</sub>	S <sub>2n-1</sub> (POLA=H), S <sub>2n</sub> (POLA=L)	S2n(POLA=H),S2n-1(POLA=L)
0	00H	0	0	0	0	0	0	0	0	2V <sub>ref</sub> − {V <sub>8</sub> +(V <sub>9</sub> − V <sub>8</sub> ) x 7/8}	V8+(V9-V8) x 7/8
1	01H	0	0	0	0	0	1	0	0	2V <sub>ref</sub> − {V <sub>8</sub> +(V <sub>9</sub> − V <sub>8</sub> ) x 6/8}	V8+(V9-V8) x 6/8
6	06H	0	0	0	1	1	0	0	0	2V <sub>ref</sub> − {V <sub>8</sub> +(V <sub>9</sub> − V <sub>8</sub> ) x 1/8}	V₀+(V₀-V₀) x 1/8
7	07H	0	0	0	1	1	1	0	0	2V <sub>ref</sub> – V <sub>8</sub>	V8
8	08H	0	0	1	0	0	0	0	0	2V <sub>ref</sub> - {V7+(V8 - V7) x 7/8}	V7+(V8-V7) x 7/8
9	09H	0	0	1	0	0	1	0	0	2V <sub>ref</sub> - {V7+(V8 - V7) x 6/8}	V7+(V8-V7) x 6/8
14	0EH	0	0	1	1	1	0	0	0	2V <sub>ref</sub> - {V7+(V8 - V7) x 1/8}	V7+(V8-V7) x 1/8
15	0FH	0	0	1	1	1	1	0	0	2V <sub>ref</sub> – V <sub>7</sub>	V7
16	10H	0	1	0	0	0	0	0	0	$2V_{ref} - \{V_6 + (V_7 - V_6) \times 7/8\}$	V6+(V7-V6) x 7/8
17	11H	0	1	0	0	0	1	0	0	$2V_{ref} - \{V_6 + (V_7 - V_6) \times 6/8\}$	V6+(V7-V6) x 6/8
22	16H	0	1	0	1	1	0	0	0	$2V_{ref} - \{V_6 + (V_7 - V_6) \times 1/8\}$	V6+(V7-V6) x 1/8
23	17H	0	1	0	1	1	1	0	0	2V <sub>ref</sub> – V <sub>6</sub>	V <sub>6</sub>
24	18H	0	1	1	0	0	0	0	0	$2V_{ref} - \{V_5 + (V_6 - V_5) \times 7/8\}$	V5+(V6-V5) x 7/8
25	19H	0	1	1	0	0	1	0	0	$2V_{ref} - \{V_5 + (V_6 - V_5) \times 6/8\}$	V5+(V6-V5) x 6/8
						1					
30	1EH	0	1	1	1	1	0	0	0	$2V_{ref} - \{V_5 + (V_6 - V_5) \times 1/8\}$	V5+(V6-V5) x 1/8
31	1FH	0	1	1	1	1	1	0	0	2Vref – V5	V5
32	20H	1	0	0	0	0	0	0	0	2V <sub>ref</sub> - {V4+(V5 - V4) x 7/8}	V4+(V5-V4) x 7/8
33	21H	1	0	0	0	0	1	0	0	2V <sub>ref</sub> - {V4+(V5 - V4) x 6/8}	V4+(V5-V4) x 6/8
38	26H	1	0	0	1	1	0	0	0	2V <sub>ref</sub> - {V4+(V5 - V4) x 1/8}	V4+(V5-V4) x 1/8
39	27H	1	0	0	1	1	1	0	0	2Vref – V4	V4
40	28H	1	0	1	0	0	0	0	0	2V <sub>ref</sub> - {V <sub>3</sub> +(V <sub>4</sub> - V <sub>3</sub> ) x 7/8}	V3+(V4-V3) x 7/8
41	29H	1	0	1	0	0	1	0	0	2V <sub>ref</sub> - {V <sub>3</sub> +(V <sub>4</sub> - V <sub>3</sub> ) x 6/8}	V3+(V4-V3) x 6/8
46	2EH	1	0	1	1	1	0	0	0	2V <sub>ref</sub> - {V <sub>3</sub> +(V <sub>4</sub> - V <sub>3</sub> ) x 1/8}	V3+(V4-V3) x 1/8
47	2FH	1	0	1	1	1	1	0	0	2V <sub>ref</sub> – V <sub>3</sub>	V3
48	30H	1	1	0	0	0	0	0	0	$2V_{ref} - \{V_2 + (V_3 - V_2) \times 7/8\}$	V2+(V3-V2) x 7/8
49	31H	1	1	0	0	0	1	0	0	2Vref - {V2+(V3 - V2) x 6/8}	V2+(V3-V2) x 6/8
54	36H	1	1	0	1	1	0	0	0	$2V_{ref} - \{V_2 + (V_3 - V_2) \times 1/8\}$	V2+(V3-V2) x 1/8
55	37H	1	1	0	1	1	1	0	0	2V <sub>ref</sub> – V <sub>2</sub>	V2
56	38H	1	1	1	0	0	0	0	0	$2V_{ref} - \{V_1+(V_2 - V_1) \times 7/8\}$	V1+(V2-V1) x 7/8
57	39H	1	1	1	0	0	1	0	0	2Vref - {V1+(V2 - V1) x 6/8}	V1+(V2-V1) x 6/8
63	3EH	1	1	1	1	1	0	0	0	2V <sub>ref</sub> - {V1+(V2 - V1) x 1/8}	V1+(V2-V1) x 1/8
64	3FH	1	1	1	1	1	1	0	0	2V <sub>ref</sub> - V <sub>0</sub>	Vo

# 4.4 Curved line of output voltage in 6-bit input

 $(DW_{sel} = L, POLA = H, V_{ref} - 0.1 V \ge V_0 \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5 \ge V_6 \ge V_7 \ge V_8 \ge V_9 \ge V_{SS2} + 0.1 V)$ 



#### 5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

The reference power supply of the D/A converter is made up of a capacitance ladder circuit, which minimizes current flow into the  $\gamma$ - corrected power supply pins. However, in the LCD driver of previous R-DAC systems the resistance ratio between the  $\gamma$ - corrected power supply pins was set to be identical to the  $\gamma$ - corrected voltage ratio used for an actual LCD panel. Such a function is not available in this product. Therefore,  $\gamma$ - corrected voltage directly becomes D/A converter reference power voltage in the IC. Determine  $\gamma$ - corrected voltage based on the data of  $\gamma$  characteristics of a LCD panel described in **4. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE**.

#### 6. INPUT FORMAT OF DISPLAY DATA

Data format	: 8/6 bits $ imes$ 2 RGBs (6 dots)
Input width	: 48/36 bits (2-pixel data)

#### (1) R,/L = H (Right shift)


Output	S1	S <sub>2</sub>	S₃	S4	•••	S383	S384
Data	Doo to Do5/07	D10 to D15/17	D20 to D25/27	D30 to D35/37	•••	D40 to D45/47	D50 to D55/57

#### (2) R,/L = L (Left shift)

Output	S1	S <sub>2</sub>	S₃	S4	•••	S383	S384
Data	Doo to Do5/07	D10 to D15/17	D20 to D25/27	D30 to D35/37	•••	D40 to D45/47	D50 to D55/57

#### 7. RELATIONSHIP BETWEEN STB, POL, AND OUTPUT WAVEFORM

The output buffer consists of an operational amplifier circuit that does not perform recharge operation. Therefore, driver output current IvoH is the charging current to the LCD, and IvoL is the discharging current.



# 8. ELECTRICAL SPECIFICATIONS

#### Absolute Maximum Ratings (TA = +25°C, Vss1 = Vss2 = 0 V)

Parameter	Symbol	Ratings	Unit
Logic Part Power Supply Voltage	Vdd1	-0.5 to + 5.0	V
Driver Part power Supply Voltage	V <sub>DD2</sub>	-0.5 to + 10.0	V
Logic Part Input Voltage	VI1	-0.5 to V <sub>DD1</sub> + 0.5	V
Driver Part Input Voltage	Vı2	-0.5 to V <sub>DD2</sub> + 0.5	V
Logic Part Output Voltage	Vo1	-0.5 to V <sub>DD1</sub> + 0.5	V
Driver Part Output Voltage	Vo2	-0.5 to VDD2 + 0.5	V
Operating Temperature Range	TA	-10 to +75	°C
Storage Temperature Range	Tstg	-55 to +125	°C

Caution If the absolute maximum rating of even one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

#### Recommended Operating Range (T<sub>A</sub> = -10 to +75°C, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Logic Part Supply Voltage	Vdd1	3.0	3.3	3.6	V
Driver Part Supply Voltage	Vdd2	8.0	8.5	9.0	V
Driver Part Output Voltage Range	Vo	Vss2 + 0.1		Vdd2 - 0.1	V
$\gamma$ -Corrected Voltage	Vo to V9	Vss2 + 0.1		V <sub>ref</sub> – 0.1	V
$\gamma$ -Corrected Reference Power Supply	Vref		0.5 Vdd2	5.0	V
Maximum Clock Frequency	fмах.	40			MHz

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
High-Level Input Voltage	Vih	CLK,STB,R,/L,INH,POLA,POLB,	0.7 Vdd2		Vdd2	V
Low-level Input Voltage	VIL	Doo to Do7, D10 to D17, D20 to D27,	Vss2		0.3 Vdd2	V
Input Leak Current	١L	D <sub>30</sub> to D <sub>37</sub> , D <sub>40</sub> to D <sub>47</sub> , D <sub>50</sub> to D <sub>57</sub>	-1.0		+1.0	μA
High-Level Output Voltage	Vон	STHR (STHL), Іон = –1.0 mA	Vdd1 - 0.5			V
Low-level Output Voltage	Vol	STHR (STHL), Io∟ = +1.0 mA			Vss1 + 0.5	V
Driver Output Current	Іvон	$V_{DD1} = 3.3 V$ , INH = 0 V,		-90	-40	mA
(VDD2 = 8.5 V)		$V_{\text{OUT}}$ = 7.9 V , $V_{\text{O}}$ = 8.4 $V^{\text{Note}}$				
	Ivol	$V_{DD1} = 3.3 V$ , INH = 0 V,	40	90		mA
		$V_{\text{OUT}}=0.6~\text{V}$ , $V_{\text{O}}=0.1~\text{V}^{\text{Note}}$				
Output Voltage Deviation	ΔVo	$V_{DD1} = 3.3 V$ , $V_{DD2} = 8.5 V$ ,		±18	±25	mV
		$V_{\text{OUT}} = 0.5 \ / \ 3.0 \ / \ 5.0 \ / \ 8.0 \ V^{\text{Note}}$				
Logic Part Dynamic Current Consumption	I DD1	V <sub>DD1</sub> = 3.3 V, with no load		1.2	4.0	mA
Driver Part Dynamic Current Consumption	I DD2	V <sub>DD2</sub> = 8.5 V, with no load		4.0	12.0	mA

Electrical Characteristics (T<sub>A</sub> = -10 to + 75°C, V<sub>DD1</sub> = 3.3 V  $\pm$  0.3 V, V<sub>DD2</sub> = 8.5 V  $\pm$  0.5 V, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V)

Note Vout indicates application voltage to output pins. Vo indicates output voltage to output pins.

Caution For logic part dynamic current consumption, the TYP. value is based on the condition while the screen is displayed in entirely dark or entirely light and the MAX. value is based on the condition while the screen is displayed in chess board pattern.


Switching Characteristics (TA = -10 to +75°C, VDD1 = 3.3 V  $\pm$  0.3 V, VDD2 = 8.5 V  $\pm$  0.5 V, VSS1 = VSS2 = 0 V)

Parameter	Symbol	C	MIN.	TYP.	MAX.	Unit	
Start Pulse Delay Time	tPLH1	C∟ = 10 pF, CLK	2	4.3	20	ns	
Driver Output Delay Time	tPLH2	Vdd2 = 8.5 V,	$V_{\text{DD2}} = 8.5 \text{ V}, \qquad \text{Vo} = 0.1 \text{ V} \rightarrow 8.4 \text{ V}$			6.0	μs
	<b>t</b> PLH3	R∟ = 5.0 kΩ,			9.1	12.0	μs
	tPHL2	C∟ = 35 pF x 2	$C_L = 35 \text{ pF x } 2 \qquad \forall O = 8.4 \text{ V} \rightarrow 0.1 \text{ V}$		1.6	6.0	μs
	<b>t</b> PHL3				9.0	12.0	μs
Input Capacitance	CI1	T <sub>A</sub> = +25°C , STH	HR (STHL), Vo to V9,Vref		8	15	pF
	Cı2	T₄ = +25°C, ST⊢ Except V <sub>ref</sub>	IR(STHL), V₀ to V൭,		6	10	pF

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	PWclk		25			ns
Clock Pulse High Period	PWclk(H)		8			ns
Clock Pulse Low Period	PWCLK(L)		8			ns
STB Pulse Width	PWstb		1			CLK
INH Pulse Width	PWINH		1			CLK
Data Setup Time	tsetup1		4			ns
Data Hold Time	tHOLD1		0			ns
Start Pulse Setup Time	tsetup2		4			ns
Start Pulse Hold Time	tHOLD2		0			ns
POLB Setup Time	tsetup3		4			ns
POLB Hold Time	thold3		0			ns
STB Pulse Rise Timing	tsrt1		1			CLK
Start Pulse Rise Timing	tsrt2		1			CLK
INH Rise Timing	tirt		1			μs
CLK-INH Time	tclk-INH	$CLK \uparrow \to INH \downarrow$	4			ns
INH-CLK Time	tinh-clk	$INH \uparrow \to CLK \uparrow$	4			ns
POLA-STB Time	<b>t</b> POLA-STB	POLA $\uparrow$ or $\downarrow \rightarrow$ STB $\uparrow$	4			ns
CLK-STB Time	tclk-stb	$CLK \uparrow \to STB \uparrow$	4			ns
STB-CLK Time	tsтв-с∟к	$STB \uparrow \to CLK \uparrow$	4			ns


# Timing Requirement (T<sub>A</sub> = -10 to +75°C, V<sub>DD1</sub> = 3.3 V $\pm$ 0.3 V, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V)





**NEC** 

(Unless otherwise specified, the input level is defined to be V<sub>IH</sub> = 0.7 V<sub>DD1</sub>, V<sub>IL</sub> = 0.3 V<sub>DD1</sub>.) WAVEFORM (In case of XGA drive)



14 4

# **10. RECOMMENDED SOLDERING CONDITIONS**

The following conditions must be met for soldering conditions of the  $\mu$  PD16740.

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

μ PD16740N-xxx : TCP (TAB package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C: heating for 2 to 3 seconds: pressure 100 g (per solder)
	ACF (Adhesive Conductive Film)	Temporary bonding 70 to 100°C: pressure 3 to 8 kg/cm <sup>2</sup> : time 3 to 5 secs. Real bonding 165 to 180°C: pressure 25 to 45 kg/cm <sup>2</sup> : time 30 to 40 secs. (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd.)

Caution To find out the detailed conditions for packaging the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more packaging methods at a time.

#### - NOTES FOR CMOS DEVICES -

#### ① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### **②** HANDLING OF UNUSED INPUT PINS FOR CMOS

#### Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

# **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

#### Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

**Reference Documents** 

NEC Semiconductor Device Reliability / Quality Control System (C10983E) Quality Grades to NEC's Semiconductor Devices (C11531E)

• The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
  rights of third parties by or arising from use of a device described herein or any other liability arising from use
  of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
  intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

M7 98.8