# MOS INTEGRATED CIRCUIT $\mu \, \mathbf{PD16640B}$

### 300/309-OUTPUT TFT-LCD SOURCE DRIVER (64-GRAY SCALE)

The  $\mu$  PD16640B is a source driver for TFT-LCD 64 gray scale displays. Its logic circuit operates at 3.3 V and the driver circuit operates at 3.3 or 5.0 V (selectable). The input data is digital data at 6 bits × 3 dots, and 260,000 colors can be displayed in 64-value outputs  $\gamma$ -corrected by the internal D/A converter and 11 external power supplies.

The clock frequency is 55 MHz MIN. By switching over the number of outputs between 300 and 309, the  $\mu$  PD16640B can be used in TFT-LCD panels conforming to the SVGA/XGA standards.

### ★ FEATURES

NEC

- CMOS level input
- 6 bits (gray scale data)  $\times$  3 dots input
- 64-value output by 11 external power supplies and internal D/A converter
- Output voltage range: Vss2 + 0.1 V to VDD2 0.1 V
- High-speed data transfer: fMAX. = 55 MHz MIN. (internal data transfer speed when operating at 3.0 V)
- Precharge-less output buffer
- Level of γ-corrected power supply can be inverted
- Number of outputs selectable (Osel = H: 300 outputs, Osel = L: 309 outputs)
- Supply voltage of driver circuit selectable (Vsel = H: 3.3 V, Vsel = L: 5.0 V)
- Slim TCP
- Input data inversion function (INV)
- Logic power supply (VDD1): 3.3 V  $\pm$  0.3 V
- Driver power supply (V<sub>DD2</sub>): 3.3 V  $\pm$  0.3 V (V<sub>sel</sub> = H)
  - $5.0 \text{ V} \pm 0.5 \text{ V} (\text{V}_{\text{sel}} = \text{L})$

### ORDERING INFORMATION


 Part Number
 Package

 μ PD16640BN- xxx
 TCP (TAB package)

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.


**Remark** The TCP's external shape is custom-order item. Users are requested to consult with a NEC sales representative.

### ★ 1. BLOCK DIAGRAM



Remark /xxx indicates active low signal.

### 2. PIN CONFIGURATION (µ PD16640BN-xxx)



 $\label{eq:result} \textbf{Remark} \ \ O_{sel} \ and \ V_{sel} \ pins \ are \ internally \ pulled \ up.$ 

Therefore, the number of input pins can be reduced by opening or short-circuiting these pins to Vss<sub>2</sub> by means of TCP wiring.

### 3. PIN DESCRIPTION


Pin Symbol	Pin Name	Description			
S1 to S309	Driver output	Output 64 gray scale analog voltages converted from digital signals. $O_{sel} = H: 300 \text{ outputs } (S_1 \rightarrow S_{150}, S_{160} \rightarrow S_{309})$ $O_{sel} = L: 309 \text{ outputs } (S_1 \rightarrow S_{309})$ Output pins S <sub>151</sub> to S <sub>159</sub> are invalid in 300-output mode.			
Doo to Dos	Display data input	Inputs 18-bit-wide display gray scale data (6 bits) $\times$ 3 dots (RGB).			
D10 to D15		Dxo: LSB, Dxs: MSB			
D20 to D25					
R,/L	Shift direction select input	This pin inputs/outputs start pulses in cascade mode. Shift direction of shift register is as follows: $R/L = H$ : STHR input, $S_1 \rightarrow S_{309}$ , STHL output $R/L = L$ : STHL input, $S_{309} \rightarrow S_1$ , STHR output			
STHR	Right shift start pulse I/OR/L = H: Inputs start pulse.R/L = L : Outputs start pulse.				
STHL	Left shift start pulse I/O	R/L = H: Outputs start pulse. R/L = L: Inputs start pulse.			
Osel	Number of output selection	Selects number of outputs. This pin is internally pulled up by V <sub>DD1</sub> power supply. $O_{sel} = H$ : 300 outputs $O_{sel} = L$ : 309 outputs			
Vsel	Driver voltage selection	Selects driver voltage. This pin is internally pulled up by V <sub>DD2</sub> power supply. $V_{sel} = H$ : $V_{DD2} = 3.3 \text{ V}$ $V_{sel} = L$ : $V_{DD2} = 5.0 \text{ V}$			
CLK	Shift clock input	Inputs shift clock to shift register. Display data is loaded to data register at rising edge of this pin. When $O_{sel} = H$ , start pulse output goes high at rising edge of 100th clock after start pulse has been input, and serves as start pulse to driver in next stage. 100th clock of driver in first stage serves as start pulse of driver in next stage. When $O_{sel} = L$ , start pulse output goes high at rising edge of 103rd clock after start pulse has been input, and serves as start pulse to driver in next stage. When $O_{sel} = L$ , start pulse output goes high at rising edge of 103rd clock after start pulse has been input, and serves as start pulse to driver in next stage. 103rd clock of driver in first stage serves as start pulse of driver in next stage.			
STB	Latch input	Contents of data register are latched at rising edge, transferred to D/A converter, and output as analog voltage corresponding to display data. Contents of internal shift register are cleared after STB has been input. One pulse of this signal is input when $\mu$ PD16640B is started, and then device operates normally. For STB input timing, refer to <b>8. Switching Characteristic Waveform.</b>			
Vo to V10	γ-corrected power supply	Inputs $\gamma$ -corrected power from external source. $V_{SS2} + 0.1 \ V \le V_{10} \le V_9 \le V_8 \le V_7 \le V_6 \le V_5 \le V_4 \le V_3 \le V_2 \le V_1 \le V_0 \le V_{DD2} - 0.1 \ V \text{ or }$ $V_{SS2} + 0.1 \ V \le V_0 \le V_1 \le V_2 \le V_3 \le V_4 \le V_5 \le V_6 \le V_7 \le V_8 \le V_9 \le V_{10} \le V_{DD2} - 0.1 \ V$ Maintain gray scale power supply during gray scale voltage output.			
INV	Data inversion input	Input data can be inverted when display data is loaded. INV = H: Inverts and loads input data. INV = L: Does not invert input data.			
V <sub>DD1</sub>	Logic circuit power supply	3.3 V ± 0.3 V			
Vdd2	Driver circuit power supply				
Vss1	Logic ground	Ground			
Vss2	Driver ground	Ground			

Caution Be sure to turn on power in the order V<sub>DD1</sub>, logic input, V<sub>DD2</sub>, and gray scale power (V<sub>0</sub> to V<sub>10</sub>), and turn off power in the reverse order, to prevent the  $\mu$  PD16640B from being damaged by latchup. Be sure to observe this power sequence even during a transition period.

\*

### ★ 4. RELATION BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

The 11 major points on the  $\gamma$  characteristic curve of the LCD panel are arbitrarily set by external power supplies V<sub>0</sub> through V<sub>10</sub>. If the display data is 00H or 3FH, gray scale voltage V<sub>0</sub> or V<sub>10</sub> is output. If the display data is in the range 01H to 3EH, the high-order 3 bits select an external powers pair V<sub>n+1</sub>, V<sub>n</sub>. The low-order 3 bits evenly divide the range of V<sub>n+1</sub> to V<sub>n</sub> into eight segments by means of D/A conversion (however, the ranges from V<sub>9</sub> to V<sub>8</sub> and from V<sub>2</sub> to V<sub>1</sub> are divided into seven segments) to output a 64-grayscale voltage.



Input Data	D <sub>x5</sub>	D <sub>X4</sub>	D <sub>x3</sub>	Dx2	D <sub>X1</sub>	D <sub>x0</sub>	Output Voltage
00H	0	0	0	0	0	0	Vo
01H	0	0	0	0	0	1	$V_2 + (V_1 - V_2) \times 6/7$
02H	0	0	0	0	1	0	$V_2 + (V_1 - V_2) \times 5/7$
03H 04H	0	0	0	0	1	1	$V_2 + (V_1 - V_2) \times 4/7$ $V_2 + (V_1 - V_2) \times 3/7$
04H 05H	0	0	0	1	0	1	$V_2 + (V_1 - V_2) \times 3/7$ $V_2 + (V_1 - V_2) \times 2/7$
06H	0	0	0	1	1	0	$V_2 + (V_1 - V_2) \times 2/7$ $V_2 + (V_1 - V_2) \times 1/7$
07H	0	0	0	1	1	1	$V_2 + (v_1 - v_2) \times 1/7$ V <sub>2</sub>
08H	0	0	1	0	0	0	$V_{3} + (V_{2} - V_{3}) \times 7/8$
09H	0	0	1	0	0	1	$V_3 + (V_2 - V_3) \times 6/8$
0AH	0	0	1	0	1	0	$V_3 + (V_2 - V_3) \times 5/8$
0BH	0	0	1	0	1	1	$V_3 + (V_2 - V_3) \times 4/8$
0CH	0	0	1	1	0	0	$V_3 + (V_2 - V_3) \times 3/8$
0DH	0	0	1	1	0	1	$V_3 + (V_2 - V_3) \times 2/8$
0EH	0	0	1	1	1	0	$V_3 + (V_2 - V_3) \times 1/8$
0FH	0	0	1	1	1	1	V <sub>3</sub>
10H	0	1	0	0	0	0	$V_4 + (V_3 - V_4) \times 7/8$
11H	0	1	0	0	0	1	$V_4 + (V_3 - V_4) \times 6/8$
12H	0	1	0	0	1	0	$V_4 + (V_3 - V_4) \times 5/8$
13H	0	1	0	0	1	1	$V_4 + (V_3 - V_4) \times 4/8$
14H	0	1	0	1	0	0	$V_4 + (V_3 - V_4) \times 3/8$
15H	0	1	0	1	0	1	$V_4 + (V_3 - V_4) \times 2/8$
16H	0	1	0	1	1	0	$V_4 + (V_3 - V_4) \times 1/8$
17H	0	1	0	1	1	1	V4
18H	0	1	1	0	0	0	$V_5 + (V_4 - V_5) \times 7/8$
19H	0	1	1	0	0	1	$V_5 + (V_4 - V_5) \times 6/8$
1AH 1BH	0	1	1	0	1	0	$V_5 + (V_4 - V_5) \times 5/8$ $V_5 + (V_4 - V_5) \times 4/8$
1CH			1	1	0		$V_5 + (V_4 - V_5) \times 4/8$ $V_5 + (V_4 - V_5) \times 3/8$
10H	0	1	1	1	0	0	$V_5 + (V_4 - V_5) \times 3/8$ $V_5 + (V_4 - V_5) \times 2/8$
1EH	0	1	1	1	1	0	$V_5 + (V_4 - V_5) \times 2/6$ $V_5 + (V_4 - V_5) \times 1/8$
1FH	0	1	1	1	1	1	V <sub>5</sub>
20H	1	0	0	0	0	0	$V_6 + (V_5 - V_6) \times 7/8$
21H	1	0	0	0	0	1	$V_6 + (V_5 - V_6) \times 6/8$
22H	1	0	0	0	1	0	$V_6 + (V_5 - V_6) \times 5/8$
23H	1	0	0	0	1	1	$V_6 + (V_5 - V_6) \times 4/8$
24H	1	0	0	1	0	0	$V_6 + (V_5 - V_6) \times 3/8$
25H	1	0	0	1	0	1	$V_6 + (V_5 - V_6) \times 2/8$
26H	1	0	0	1	1	0	$V_6$ + ( $V_5 - V_6$ ) × 1/8
27H	1	0	0	1	1	1	V <sub>6</sub>
28H	1	0	1	0	0	0	$V_7 + (V_6 - V_7) \times 7/8$
29H	1	0	1	0	0	1	$V_7 + (V_6 - V_7) \times 6/8$
2AH	1	0	1	0	1	0	$V_7 + (V_6 - V_7) \times 5/8$
2BH	1	0	1	0	1	1	$V_7 + (V_6 - V_7) \times 4/8$
2CH	1	0	1	1	0	0	$V_7 + (V_6 - V_7) \times 3/8$
2DH	1	0	1	1	0	1	$V_7 + (V_6 - V_7) \times 2/8$
2EH	1	0	1	1	1	0	$V_7 + (V_6 - V_7) \times 1/8$
2FH	1	0	1	1	1	1	$V_7$
30H	1	1	0	0	0	0	$V_8 + (V_7 - V_8) \times 7/8$
31H	1	1	0	0	0	1	$V_8 + (V_7 - V_8) \times 6/8$ $V_8 + (V_7 - V_8) \times 5/8$
32H	1	1	0	0	1	0	· · · · ·
33H 34H	1	1	0	0	0	1 0	$V_8 + (V_7 - V_8) \times 4/8$ $V_8 + (V_7 - V_8) \times 3/8$
34H 35H	1	1	0	1	0	1	$V_8 + (V_7 - V_8) \times 3/8$ $V_8 + (V_7 - V_8) \times 2/8$
36H	1	1	0	1	1	0	$V_8 + (V_7 - V_8) \times 2/8$ $V_8 + (V_7 - V_8) \times 1/8$
37H	1	1	0	1	1	1	V8 V8
38H	1	1	1	0	0	0	V <sub>9</sub> + (V <sub>8</sub> − V <sub>9</sub> ) × 6/7
39H	1	1	1	0	0	1	$V_9 + (V_8 - V_9) \times 5/7$
3AH	1	1	1	0	1	0	$V_9 + (V_8 - V_9) \times 4/7$
3BH	1	1	1	0	1	1	$V_9 + (V_8 - V_9) \times 3/7$
3CH	1	1	1	1	0	0	$V_9 + (V_8 - V_9) \times 2/7$
3DH	1	1	1	1	0	1	$V_9 + (V_8 - V_9) \times 1/7$
3EH	1	1	1	1	1	0	V <sub>9</sub>
3FH	1	1	1	1	1	1	V10
							l.

Table4–1. Relation between Input Data and Output Voltage

### 4.1 γ-Corrected Power Circuit

The reference power supply of the D/A converter consists of a ladder circuit with a total of 64 resistors, and resistance  $\Sigma$ ri between  $\gamma$ -corrected power pins differs depending on each pair of  $\gamma$ -corrected power pins. One pair of  $\gamma$ -corrected power pins consists of seven or eight series resistors, and resistance  $\Sigma$ ri in the figure below is indicated as the sum of the seven or eight resistors. The resistance ratio between the  $\gamma$ -corrected power pins ( $\Sigma$ ri ratio) is designed to be a value relatively close to the ratio of the  $\gamma$ -corrected voltages V<sub>1</sub> to V<sub>9</sub> (gray-scale voltages in 8 steps) used in an actual LCD panel. Under ideal conditions where there is no difference between the two, therefore, there is no voltage difference between the voltage of the  $\gamma$ -corrected power supplies and the gray-scale voltages in 8 steps of the resistor ladder circuits of the  $\mu$  PD16640B, and no current flows into the  $\gamma$ -corrected power pins V<sub>1</sub> to V<sub>9</sub>. As a result, a voltage-follower circuit is not necessary.




Figure4–2. γ-Corrected Power Circuit

### 5. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER

Data format : 1 pixel data (6 bits)  $\times$  RGB (3 dots) Input width : 18 bits

### R,/L = H (right shift)

ĺ	Output	S1	S <sub>2</sub>	S₃	 S308	S309
ĺ	Data	Doo to Dos	D10 to D15	D20 to D25	 D10 to D15	D20 to D25


### R,/L = L (left shift)

Output	S1	S <sub>2</sub>	S <sub>3</sub>	 S308	S309
Data	Doo to Dos	D10 to D15	D20 to D25	 D10 to D15	D20 to D25

### 6. OPERATION OF OUTPUT BUFFER

The output buffer consists of an operational amplifier circuit that does not perform precharge operation. Therefore, driver output current IvoH1/2 is the charging current to the LCD, and IvoL1/2 is the discharging current.

### <LCD panel driving waveform of $\mu$ PD16640B>



### 7. ELECTRICAL SPECIFICATIONS

### Absolute Maximum Ratings (TA = 25 °C, Vss1 = Vss2 = 0 V)

Parameter	Symbol	Ratings	Unit
Logic Power Supply	Vdd1	-0.3 to +4.5	V
Driver Power Supply	Vdd2	-0.3 to +6.0	V
Input Voltage	Vı	-0.3 to VDD1,2 + 0.3	V
Output Voltage	Vo	-0.3 to V <sub>DD1,2</sub> + 0.3	V
Operating Ambient Temperature	TA	-10 to +75	°C
Storage Temperature	Tstg	-55 to +125	°C

Caution If the absolute maximum rating of even one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

### Recommended Operating Range (T<sub>A</sub> = -10 to +75 °C, Vss1 = Vss2 = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Logic Supply Voltage	VDD1		3.0	3.3	3.6	V
Driver Supply Voltage	Vdd2	$V_{sel} = H$	3.0	3.3	3.6	V
		V <sub>sel</sub> = L	4.5	5.0	5.5	V
High-Level Input Voltage	Vін		0.7 Vdd1		Vdd1	V
Low-Level Input Voltage	VIL		0		0.3 VDD1	V
γ-Corrected Power Voltage	Vo to V10		Vss2 + 0.1		Vdd2 - 0.1	V
Maximum Clock Frequency	fмах.		55			MHz

 $\star$ 

### Electrical Characteristics (T\_A = -10 to +75 °C, V\_{DD1} = 3.3 V $\pm$ 0.3 V, V<sub>DD2</sub> = 3.3 V $\pm$ 0.3 V or 5.0 V $\pm$ 0.5 V,

### $V_{SS1} = V_{SS2} = 0 V$ )

Parameter	Symbol	Condition		MIN.	TYP.	MAX.	Unit
Input Leakage Current	lı∟	R,/L, CLK, STB, INV, STHR(STHL), D00 to D05, D10 to D15, D20 to D25				±1.0	μA
Pull-up Resistor	Rpu	$V_{\text{DD1}} = 3.3 \text{ V}, \text{ O}_{\text{sel}}, \text{ V}_{\text{sel}}$		40	100	250	kΩ
High-Level Output Voltage	Vон	STHR (STHL), Io = -1.0 r	nA	Vdd1 - 0.5			V
Low-Level Output Voltage	Vol	STHR (STHL), lo = +1.0 r	nA			0.5	V
Static Current Consumption	IVn1	$V_{DD1} = 3.3 V,$	Vo to V1	100	200	400	μA
of γ-Corrected Power (V <sub>DD2</sub> = 3.3 V or 5.5 V)		Vdd2 = 3.3 V	V1 to V2	54	109	218	μΑ
(VDD2 = 3.3 V OI 5.3 V)			V <sub>2</sub> to V <sub>3</sub>	39	79	158	μΑ
			V3 to V4	68	137	274	μA
			V4 to V5	109	219	438	μA
			V5 to V6	116	232	464	μA
			V6 to V7	144	288	576	μA
			V7 to V8	116	232	464	μA
			V8 to V9	72	145	290	μA
			V9 to V10	92	185	370	μΑ
Driver Output Current (V <sub>DD2</sub> = 3.3 V)	Ivoн1	STB = 3.3 V, Vout = 2.7 V, Vx = 3.2 V <sup>Note1</sup> , VDD1 = VDD2 = 3.3 V			-46	-20	μA
	IVOL1	$\begin{split} STB &= 3.3 \text{ V}, \\ V_{OUT} &= 0.6 \text{ V}, \text{ Vx} = 0.1 \text{ V}^{\text{Nc}} \\ V_{DD1} &= \text{V}_{DD2} = 3.3 \text{ V} \end{split}$	ite1	30	62		μA
Driver Output Current (V <sub>DD2</sub> = 5.0 V)	Іvон2	$\begin{split} STB &= 5.0 \text{ V}, \\ V_{\text{OUT}} &= 4.4 \text{ V}, \text{ Vx} = 4.9 \text{ V}^{\text{Nc}} \\ V_{\text{DD1}} &= 3.3 \text{ V}, \text{ V}_{\text{DD2}} = 5.0 \text{ V} \end{split}$			-69	-30	μA
	Ivol2	$\begin{split} STB &= 5.0 \text{ V}, \\ V_{\text{OUT}} &= 0.6 \text{ V}, \text{ Vx} = 0.1 \text{ V}^{\text{Nc}} \\ V_{\text{DD1}} &= 3.3 \text{ V}, \text{ V}_{\text{DD2}} = 5.0 \text{ V} \end{split}$		40	81		μA
Output Voltage Deviation	ΔVο				±10	±20	mV
Output Voltage Range	Vo	Input data: 00H to 3FH		Vss2 + 0.1		Vdd2 - 0.1	V
Dynamic Logic Current Consumption	IDD1	No load <sup>Note2</sup>			0.5	2.5	mA
Dynamic Driver Current Consumption	IDD21	No load, $V_{DD2} = 3.3 V^{Note2}$				9.0	mA
Dynamic Driver Current Consumption	Idd22	No load, $V_{DD2} = 5.0 V^{Note2}$				9.0	mA

Note1. Vx is output voltage of analog output pin S1 to S309.

- Vout is the voltage applied to analog output pin  $S_1$  to  $S_{309}$ .
- 2. The STB cycle is specified at 31  $\mu\,s$  and fcLK = 16 MHz.

Parameter	Symbol	Co	ondition	MIN.	TYP.	MAX.	Unit
Chart Dulas Dalau tima	tPLH1	C∟ = 15 pF				12	ns
Start Pulse Delay time	tPHL1					12	ns
Driver Output Delay Time	tPLH21	$V_{DD2} = 3.3 V$ ,	Vo: 0.1 V $\rightarrow$ 3.2 V		3.3		μs
	tPLH31	4 k $\Omega$ +24 pF $ imes$ 2			5.1	10	μs
	tPHL21		Vo: 3.2 V $\rightarrow$ 0.1 V		4.3		μs
	tPHL31				5.4	10	μs
	tPLH22	Vdd2 = 5.0 V,	Vo: 0.1 V $\rightarrow$ 4.9 V		4.2		μs
	tPLH32	4 k $\Omega$ +24 pF $ imes$ 2			5.4	10	μs
	tPHL22		Vo: 4.9 V $\rightarrow$ 0.1 V		4.9		μs
	tPHL32				6.2	10	μs
Input capacitance	CI1	STHR (STHL), TA	a = 25 °C		10	15	pF
	Cı2	V <sub>0</sub> to V <sub>10</sub> , T <sub>A</sub> = 25 °C STHR (STHL), other than V <sub>0</sub> to V <sub>10</sub> ,			100		pF
	Сіз				5	10	pF
		T <sub>A</sub> = 25 °C					

### Switching Characteristics (T<sub>A</sub> = -10 to +75 °C, V<sub>DD1</sub> = 3.3 V $\pm$ 0.3 V, V<sub>DD2</sub> = 3.3 V $\pm$ 0.3 V or 5.0 V $\pm$ 0.5 V, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V)


## Timing Requirements (T<sub>A</sub> = -10 to +75 °C, V<sub>DD1</sub> = 3.3 V $\pm$ 0.3 V, V<sub>DD2</sub> = 3.3 V $\pm$ 0.3 V or 5.0 V $\pm$ 0.5 V, V<sub>SS1</sub> = V<sub>SS2</sub> = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	PWclk		18			ns
Clock Pulse High Period	PWCLK (H)		4			ns
Clock Pulse Low Period	PWCLK (L)		4			ns
Data Setup Time	tsetup1		4			ns
Data Hold Time	thold1		0			ns
Start Pulse Setup Time	tsetup2		4			ns
Start Pulse Hold Time	thold2		0			ns
INV Setup time	tsetup4		4			ns
INV Hold time	thold4		0			ns
Start Pulse Low period	tspl		2			CLK
Start Pulse Rise Time	tspr1	O <sub>sel</sub> = H		100		CLK
Start Pulse Rise Time	tspr2	O <sub>sel</sub> = L		103		CLK
STB setup time	tsetup3		2			CLK
Data Invalid Period	tinv			1		CLK
Last Data Timing	<b>t</b> ldt				1	CLK
CLK-STB Time	tclk-sтв	$CLK \uparrow \to STB \uparrow or \downarrow$	7			ns
STB-CLK Time	tstb-clk	STB $\uparrow$ or $\downarrow \rightarrow$ CLK $\uparrow$	7			ns



# 8. SWITCHING CHARACTERISITIC WAVEFORM (R,/L = H)

(Unless otherwise specified, the input level is defined to be VIH = 0.7 VDD1, VIL = 0.3 VDD1.)



### 9. RECOMMENDED SOLDERING CONDITIONS

The following conditions must be met for mounting conditions of the  $\mu$  PD16640B.

For more details, refer to the Semiconductor Device Mounting Technology Manual (C10535E).

Please consult with our sales offices in case other mounting process is used, or in case the mounting is done under different conditions.

### μPD16640BN-xxx : TCP(TAB package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C, heating for 2 to 3 seconds: pressure 100 g (per solder)
	ACF (Adhesive Conductive Film)	Temporary bonding 70 to 100°C; pressure 3 to 8 kg/cm <sup>2</sup> ; time 3 to 5 secs. Real bonding 165 to 180°C; pressure 25 to 45 kg/cm <sup>2</sup> , time 30 to 40 secs. (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd.)

Caution To find out the detailed conditions for mounting the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more mounting methods at a time.

[MEMO]

### NOTES FOR CMOS DEVICES -

### **1** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

### Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

**Reference Documents** 

NEC

NEC Semiconductor Device Reliability / Quality Control System (C10983E) Quality Grades to NEC's Semiconductor Devices (C11531E)

• The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
  rights of third parties by or arising from use of a device described herein or any other liability arising from use
  of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
  intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these circuits,
  software, and information in the design of the customer's equipment shall be done under the full responsibility
  of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third
  parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.