

# MOS INTEGRATED CIRCUIT $\mu$ PD16634A

## 300-OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 64 GRAY SCALE)

### **DESCRIPTION**

The  $\mu$ PD16634A is a source driver for TFT-LCDs capable of dealing with displays 64 gray scales. Data input is based on digital input configured as 6 bits by 6 dots (2 pixels), which can realize a full-color display of 260,000 colors by output of 64 values  $\gamma$ -corrected by an internal D/A converter and 5-by-2 external power modules. Because the

output dynamic range is as large as Vss2+0.1 V to VDD2-0.1 V, level inversion operation of the LCD's common electrode is rendered unnecessary. Also to be able to deal with dot-line inversion when mounted on a single side, this source driver equipped with a built-in 6-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. Assuring a maximum clock frequent of 40 MHz when driving at 3.0 V, this driver is applicable to XGA-standard TFT-LCD panels.

### **FEATURES**

- 300 outputs
- CMOS level input
- Input of 6 bits (gradation data) by 6 dots
- Capable of outputting 64 values by means of 5-by-2 external power modules (10 units) and a D/A converter
- ★ Output dynamic range: Vss2+0.1 V to VDD2-0.1 V
- ★ Logic part supply voltage (VDD1): 3.3 V ± 0.3 V
- ◆ Driver part supply voltage (VDD2): 8.0 V ± 0.5 V
  - High-speed data transfer: fmax=40 MHz MIN.(internal data transfer rate when operating at 3.0 V)
  - Output voltage polarity inversion is possible (POL)
  - Display data inversion function (POL2)
  - Single bank arrangement is possible(loaded with slim TCP).

### ORDERING INFORMATION


Part Number	Package
μPD16634AN-xxx	TCP (TAB package)

**Remark** The TCP's external shape is customized. To order your TCP's external shape, please contact a NEC salesperson.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.


Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

### 1. BLOCK DIAGRAM




**Remark** /xxx indicates active low signal.

### ★ 2. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER



### 3. PIN CONFIGURATION ( $\mu$ PD16634AN-xxx)



Caution This figure does not specify the TCP package. Therefore POL2 pins can be reduced by opening or short-circuiting to Vss<sub>2</sub> by TCP wiring. POL2 pin can short to Vss<sub>1</sub> on TCP. So when you not use "data inversion function", can reduce input pins.



### 4. PIN FUNCTIONS

Pin Symbol	Pin Name	Description
S <sub>1</sub> to S <sub>300</sub>	Driver output	The D/A converted 64-gray-scale analog voltage is output
D <sub>00</sub> to D <sub>05</sub>	Display data input	The display data is input with a width of 36 bits, viz., the gray scale data
D <sub>10</sub> to D <sub>15</sub>		(6 bits) by 6 dots (2 pixels).
D <sub>20</sub> to D <sub>25</sub>		Dx0 : LSB, Dx5 : MSB
D <sub>30</sub> to D <sub>35</sub>	1	·
D <sub>40</sub> to D <sub>45</sub>	1	
D <sub>50</sub> to D <sub>55</sub>	1	
R,/L	Shift direction switching input	These refer to the start pulse input/output pins when cascades are connected. The shift directions of the shift registers are as follows. R,/L = H: STHR input, S <sub>1</sub> $\rightarrow$ S <sub>300</sub> , STHL output R,/L = L: STHL input, S <sub>300</sub> $\rightarrow$ S <sub>1</sub> , STHR output
STHR	Right shift start pulse input/output	R,/L = H : Becomes the start pulse input pin. R,/L = L : Becomes the start pulse output pin.
STHL	Left shift start pulse input/output	R,/L = H: Becomes the start pulse input pin. R,/L = L: Becomes the start pulse input pin.
CLK	Shift clock input	Refers to the shift register's shift clock input. The display data is incorporated into the data register at the rising edge. At the rising edge of the 50th clock after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-level driver. The initial-level driver's 50th clock becomes valid as the next-level driver's start pulse is input. If 52 clock pulses are input after input of the start pulse, input of display data is halted automatically. The contents of the shift register are cleared at the STB's rising edge.
STB	Latch input	The contents of the data register are transferred to the latch at the rising edge. And, at the falling edge, the gray scale voltage is supplied to the driver. It is necessary to ensure input of one pulse per horizontal period.
POL	Polarity input	POL = L; The $S_{2n-1}$ output uses $V_0$ to $V_4$ as the reference supply; and the $S_{2n}$ output uses $V_5$ to $V_9$ as the reference supply. POL = H; The $S_{2n-1}$ output uses $V_5$ to $V_9$ as the reference supply; and the $S_{2n}$ output uses $V_0$ to $V_4$ as the reference supply. $S_{2n-1}$ indicates the odd output; and $S_{2n}$ indicates the even output. Input of the POL signal is allowed the setup time ( $t_{POL-STB}$ ) with respect to STB's rising edge.
POL2	Data inversion input	POL2 = H : Display data is inverted. POL2 = L : Display data is not inverted.
Vo to V9	γ-corrected power supplies	Input the $\gamma$ -corrected power supplies from outside by using operational amplifier. Make sure to maintain the following relationships. During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level. $V_{DD2} > V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 > V_8 > V_9 > V_{SS2}$
TEST	Test pin	Set it to open.
V <sub>DD1</sub>	Logic circuit power supply	$3.3~\text{V}\pm0.3~\text{V}$
V <sub>DD2</sub>	Driver circuit power supply	8.0 V ± 0.5 V
Vss1	Logic ground	Grounding
Vss <sub>2</sub>	Driver ground	Grounding

- Cautions 1. The power start sequence must be V<sub>DD1</sub>, logic input, and V<sub>DD2</sub> & V<sub>0</sub> to V<sub>9</sub> in that order. Reverse this sequence to shut down.(Simultaneous power application to V<sub>DD2</sub> and V<sub>0</sub> to V<sub>9</sub> is possible.)
  - 2. To stabilize the supply voltage, please be sure to insert 0.1  $\mu$ F bypass capacitor between V<sub>DD1</sub>-V<sub>SS1</sub> and V<sub>DD2</sub>-V<sub>SS2</sub>. Furthermore, for increase precision of the D/A converter, insertion of a bypass capacitor of about 0.01  $\mu$ F is also advised between the  $\gamma$ -corrected power supply terminals(V<sub>0</sub>,V<sub>1</sub>,V<sub>2</sub>...,V<sub>9</sub>) and V<sub>SS2</sub>.
  - 3. We recommend to use Operational Amplifier to lower input impedance of  $\gamma$  corrected voltage.

Data Sheet S12595EJ2V0DS00 5


### 5. RELATIONHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

This product incorporates a 6-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode (common electrode) voltage. The D/A converter consists of ladder resistors and switches. The ladder resistors  $r_0$  to  $r_0$  are so designed that the ratios between the LCD panel's  $\gamma$ -corrected voltages and  $V_0$ ' to  $V_0$ '' to  $V_0$ '' are roughly equal; and their respective resistance values are as shown in Table 6-1. Among the 5-by 2  $\gamma$ -corrected voltages, input gray scale voltages of the same polarity with respect to the common voltage, for the respective five  $\gamma$ -corrected voltages of  $V_0$  to  $V_0$  and  $V_0$  to  $V_0$ . If fine gray scale voltage precision is not necessary, the voltage follower circuit supplied to the  $\gamma$ -corrected power supplies  $V_0$  to  $V_0$  and  $V_0$  to  $V_0$  can be deleted.

Figure 5-1 shows the relationship between the driving voltages such as liquid-crystal driving voltages VDD2 and VSS2, common electrode potential VCOM, and  $\gamma$ -corrected voltages V0 to V9 and the input data. Be sure to maintain the voltage relationships of VDD2 > V0 > V1 > V2 > V3 > V4 > V5 > V6 > V7 > V8 > V9 > VSS2. Figure 6-1 and 6-2 show the relationship between the input data and the output data.

This driver IC is designed for single-sided mounting. Therefore, please do not use it for  $\gamma$ -corrected power supply level inversion in double-sided mounting.






.



### 6. RESISTOR STRINGS


Figure 6-1. Relationship Between Input Data and Output Voltage: VDD2 > V0 > V1 > V2 > V3 > V4 > V5, POL2 = L



 $V_4 + (V_3 - V_4) \times 1300/3450$ 3DH V61' 1 1 0 1  $V_4 + (V_3 - V_4) \times 800/3450$ 0 3EH 1 1 V62' 3FH V63

> 7 Data Sheet S12595EJ2V0DS00

Figure 6-2. Relationship Between Input Data and Output Voltage:  $V_4 > V_5 > V_6 > V_7 > V_8 > V_9 > V_{SS2}$ , POL2 = L



Data	D <sub>X5</sub>	D <sub>X4</sub>	Dx3	D <sub>X2</sub>	D <sub>X1</sub>	Dxo	Output Voltage
00H 01H 02H 03H 04H 05H 06H	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	$\begin{array}{c cccc} V_0" & V_9 \\ V_1" & V_9 + (V_8 - V_9) \times 800/8050 \\ V_2" & V_9 + (V_8 - V_9) \times 1550/8050 \\ V_3" & V_9 + (V_8 - V_9) \times 2250/8050 \\ V_4" & V_9 + (V_8 - V_9) \times 2900/8050 \\ V_5" & V_9 + (V_8 - V_9) \times 3500/8050 \\ V_6" & V_9 + (V_8 - V_9) \times 4050/8050 \\ V_7" & V_9 + (V_8 - V_9) \times 4600/8050 \\ \end{array}$
08H 09H 0AH 0BH 0CH 0DH 0EH 0FH	0 0 0 0 0 0	0 0 0 0 0 0	1 1 1 1 1 1 1	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
10H 11H 12H 13H 14H 15H 16H 17H	0 0 0 0 0 0	1 1 1 1 1 1 1	0 0 0 0 0 0	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	$\begin{array}{c cccc} V_{16}" & V_8 \\ V_{17}" & V_8 + (V_7 - V_8) \times & 300/2750 \\ V_{18}" & V_8 + (V_7 - V_8) \times & 550/2750 \\ V_{19}" & V_8 + (V_7 - V_8) \times & 800/2750 \\ V_{20}" & V_8 + (V_7 - V_8) \times & 1050/2750 \\ V_{21}" & V_8 + (V_7 - V_8) \times & 1250/2750 \\ V_{22}" & V_8 + (V_7 - V_8) \times & 1450/2750 \\ V_{23}" & V_8 + (V_7 - V_8) \times & 1650/2750 \\ \end{array}$
18H 19H 1AH 1BH 1CH 1DH 1EH 1FH	0 0 0 0 0 0	1 1 1 1 1 1 1	1 1 1 1 1 1 1	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1	$\begin{array}{c ccccc} V_{24}'' & V_8 + (V_7 - V_8) \times 1800/2750 \\ V_{25}'' & V_8 + (V_7 - V_8) \times 1950/2750 \\ V_{26}'' & V_8 + (V_7 - V_8) \times 2100/2750 \\ V_{27}'' & V_8 + (V_7 - V_8) \times 2250/2750 \\ V_{28}'' & V_8 + (V_7 - V_8) \times 2350/2750 \\ V_{29}'' & V_8 + (V_7 - V_8) \times 2450/2750 \\ V_{30}'' & V_8 + (V_7 - V_8) \times 2550/2750 \\ V_{31}'' & V_8 + (V_7 - V_8) \times 2650/2750 \\ \end{array}$
20H 21H 22H 23H 24H 25H 26H 27H	1 1 1 1 1 1 1	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
28H 29H 2AH 2BH 2CH 2DH 2EH 2FH	1 1 1 1 1 1 1	0 0 0 0 0 0	1 1 1 1 1 1	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
30H 31H 32H 33H 34H 35H 36H 37H	1 1 1 1 1 1 1	1 1 1 1 1 1 1	0 0 0 0 0 0	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
38H 39H 3AH 3BH 3CH 3DH 3EH 3FH	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	$\begin{array}{c cccc} V_{56}'' & V_6 + (V_5 - V_6) \times 950/3450 \\ V_{57}'' & V_6 + (V_5 - V_6) \times 1150/3450 \\ V_{58}'' & V_6 + (V_5 - V_6) \times 1350/3450 \\ V_{59}'' & V_6 + (V_5 - V_6) \times 1600/3450 \\ V_{60}'' & V_6 + (V_5 - V_6) \times 1850/3450 \\ V_{61}'' & V_6 + (V_5 - V_6) \times 2150/3450 \\ V_{62}'' & V_6 + (V_5 - V_6) \times 2650/3450 \\ V_{63}'' & V_5 \end{array}$



Table 6-1. Ladder Resistance Values (ro to ro2): Reference Value

	Resistor Name	Resistance Value ( $\Omega$ )	Resistor Name	Resistance Value (Ω)	., ,,
Vo, V9	<b>r</b> 0	800	<b>r</b> 32	100	<b>-</b> ── V2, V7
	<b>r</b> 1	750	<b>r</b> 33	100	
	<b>r</b> 2	700	<b>r</b> 34	100	
	<b>r</b> 3	650	<b>r</b> 35	100	
	r <sub>4</sub>	600	<b>r</b> 36	100	
	<b>r</b> 5	550	<b>r</b> 37	100	
	r <sub>6</sub>	550	<b>r</b> 38	100	
	<b>r</b> 7	500	<b>r</b> 39	100	
	r <sub>8</sub>	500	<b>r</b> 40	100	
	<b>r</b> 9	400	<b>r</b> 41	100	
	<b>r</b> 10	400	<b>r</b> 42	100	
	<b>ľ</b> 11	350	<b>r</b> 43	100	
	<b>r</b> 12	350	<b>r</b> 44	100	
	<b>r</b> 13	350	<b>r</b> 45	100	
	<b>r</b> 14	300	<b>r</b> 46	100	
V. V	<b>ľ</b> 15	300	<b>r</b> 47	100	- V. V.
V1, V8 —►	<b>r</b> 16	300	<b>r</b> 48	100	<b>→</b> V3, V6
	<b>ľ</b> 17	250	<b>r</b> 49	100	
	<b>r</b> 18	250	<b>r</b> 50	100	
	<b>r</b> 19	250	<b>r</b> 51	100	
	<b>r</b> 20	200	<b>r</b> 52	100	
	<b>r</b> 21	200	<b>r</b> 53	150	
	<b>r</b> 22	200	<b>r</b> 54	150	
	<b>r</b> 23	150	<b>r</b> 55	150	
	<b>r</b> 24	150	<b>r</b> 56	200	
	<b>r</b> 25	150	<b>r</b> 57	200	
	<b>r</b> 26	150	<b>r</b> 58	250	
	<b>r</b> 27	100	<b>r</b> 59	250	
	<b>r</b> 28	100	<b>r</b> 60	300	
	<b>r</b> 29	100	<b>r</b> 61	500	
	<b>r</b> 30	100	<b>r</b> 62	800	- V. V-
V2, V7 —►	<b>r</b> 31	100	Total	15850	<b>→</b> V4, V5



### 7. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format : 6 bits x 2 RGBs (6 dots) Input width : 36 bits (2-pixel data)

(1)  $R_{,}/L = H$  (right shift)

Output	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	S <sub>5</sub>	 S <sub>299</sub>	S <sub>300</sub>
Data	D <sub>00</sub> to D <sub>05</sub>	D <sub>10</sub> to D <sub>15</sub>	D <sub>20</sub> to D <sub>25</sub>	D <sub>30</sub> to D <sub>35</sub>	D40 to D45	 D40 to D45	D <sub>50</sub> to D <sub>55</sub>

(2)  $R_{,}/L = L$  (left shift)


Output	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	S <sub>5</sub>	 S <sub>299</sub>	S <sub>300</sub>
Data	D <sub>00</sub> to D <sub>05</sub>	D <sub>10</sub> to D <sub>15</sub>	D <sub>20</sub> to D <sub>25</sub>	D <sub>30</sub> to D <sub>35</sub>	D40 to D45	 D40 to D45	D <sub>50</sub> to D <sub>55</sub>

POL	<b>S</b> <sub>2n-1</sub>	S <sub>2n</sub>
L	V <sub>0</sub> to V <sub>4</sub>	V <sub>5</sub> to V <sub>9</sub>
Н	V <sub>5</sub> to V <sub>9</sub>	V <sub>0</sub> to V <sub>4</sub>

**Remark**  $S_{2n-1}$  (Odd output),  $S_{2n}$  (Even output)  $n = 1, 2, \dots, 150$ 

### 8. RELATIONSHIP BETWEEN STB, POL, AND OUTPUT WAVEFORM

The output voltage is written to the LCD panel synchronized with the STB falling edge.







### 9. CAUTIONS ABOUT FRAME INVERSION

In the case of dot inversion, n frame last line and (n+1) frame first line is the same polarity. When write the same polarity twice; there are two cases as follows.

- (1) Last line output in n frame > First line output in (n+1) frame  $\rightarrow$  Positive to write
- (2) Last line output in n frame < First line output in (n+1) frame  $\rightarrow$  Not possible to write

 $\mu$ PD16634A has charge buffer and discharge buffer, so need to inversion polarity and write in the case of both ways.





### 10. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T<sub>A</sub> = 25 °C,Vss<sub>1</sub> = Vss<sub>2</sub> = 0 V)

Parameter	Symbol	Ratings	Unit
Logic part supply voltage	V <sub>DD1</sub>	-0.5 to +5.0	V
Driver part supply voltage	V <sub>DD2</sub>	-0.5 to +10.0	V
Logic part input voltage	Vıı	-0.5 to V <sub>DD1</sub> + 0.5	V
Driver part input voltage	V <sub>12</sub>	-0.5 to VDD2 + 0.5	V
Logic part output voltage	V <sub>01</sub>	-0.5 to V <sub>DD1</sub> + 0.5	V
Driver part output voltage	Vo <sub>2</sub>	-0.5 to VDD2 + 0.5	V
Operating ambient temperature	TA	-10 to +75	°C
Storage temperature	Tstg	-55 to +125	°C

★ Caution If the absolute maximum rating of even one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

Recommended Operating Range (T<sub>A</sub> = -10 to +75 °C, Vss<sub>1</sub> = Vss<sub>2</sub> = 0 V)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Logic part supply voltage	V <sub>DD1</sub>	3.0	3.3	3.6	V
Driver part supply voltage	V <sub>DD2</sub>	7.5	8.0	8.5	V
High-level input voltage	ViH	0.7V <sub>DD1</sub>		V <sub>DD1</sub>	V
Low-level input voltage	VIL	0		0.3V <sub>DD1</sub>	V
γ-corrected supply voltage	V <sub>0</sub> to V <sub>9</sub>	Vss <sub>2</sub>		V <sub>DD2</sub>	V
Driver part output voltage	Vo	Vss2 + 0.1		V <sub>DD2</sub> – 0.1	V
Maximum clock frequency	fmax.	40			MHz



Electrical Characteristics (TA = -10 to +75 °C, VDD1 = 3.3 V  $\pm 0.3$  V, VDD2 = 8.0 V  $\pm 0.5$  V, VSS1 = VSS2 = 0 V)

Parameter	Symbol	Condition		MIN.	TYP.	MAX.	Unit
Input leakage current	lı.					±1.0	μΑ
High-level output voltage	Vон	STHR(STHL),lo=0 m	A	V <sub>DD1</sub> -0.1			V
Low-level output voltage	Vol	STHR(STHL),lo=0 m	A			0.1	V
$\gamma$ -corrected supply current	lγ	V <sub>0</sub> -V <sub>9</sub> = 8 V	V <sub>0</sub> ,V <sub>9</sub>		0.3	0.6	mA
Driver output current	Іvон	Vx=7 V, Vout=1 V <sup>Note</sup>	e1			-0.5	mA
	Ivol	Vx=1 V, Vout=7 V <sup>Note</sup>	1	0.5			mA
Output voltage deviation Note2	∆Vo	Input data : 00H to 3	FH		±5	±20	mV
Average output voltage variation Note3	∆Vav	Input data : 00H to 3	FH		±10		mV
Output voltage range	Vo	Input data : 00H to 3	FH	0.1		V <sub>DD2</sub> -0.1	٧
Logic part dynamic current consumption Notes4,5	I <sub>DD1</sub>	V <sub>DD1</sub> , when with no lo	ad		0.5	3.5	mA
Driver part dynamic current consumption Notes4,5	I <sub>DD2</sub>	V <sub>DD2</sub> , when with no lo	ad		2.2	8.0	mA


**Notes 1.** Vx refers to the output voltage of analog output pins S<sub>1</sub> to S<sub>300</sub>. VouT refers to the voltage applied to analog output pins S<sub>1</sub> to S<sub>300</sub>.

- **2.** The output voltage deviation refers to the voltage difference between adjoining output pins when the display data is the same (within the chip).
- **3.** The average output voltage variation refers to the average output voltage difference between chips. The average output voltage refers to the average voltage between chips when the display data is the same.
- **4.** The STB cycle is defined to be 20  $\mu$ s at fcLk = 40 MHz. The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.
- **5.** Refers to the current consumption per driver when cascades are connected under the assumption of SVGA single-sided mounting (10 units).

Switching Characteristics (TA = -10 to +75 °C,  $V_{DD1}$  = 3.3  $V \pm 0.3 V$ ,  $V_{DD2}$  = 8.0  $V \pm 0.5 V$ ,  $V_{SS1}$  =  $V_{SS2}$  = 0 V)

	•					,
Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Start pulse delay time	t <sub>PLH1</sub>	C <sub>L</sub> = 25 pF		13	20	ns
Driver output delay time	tPHL2	$C_L = 125 \text{ pF}, R_L = 4 \text{ k}\Omega^{\text{Note}}$		3.7	8	μs
	<b>t</b> PHL3			5.3	14	μs
	tPLH2			3.0	8	μs
	tрыз			5.3	14	μs
Input capacitance	C <sub>1</sub>	STHR,STHL excluded, T <sub>A</sub> = 25 °C		5.4	15	pF
	C <sub>2</sub>			7.6	15	pF

Note Load condition



### Timing Requirements (TA = -10 to +75 °C, VDD1 = 3.3 V $\pm$ 0.3 V, Vss1 = Vss2 = 0 V, tr = tr = 8.0 ns)


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock pulse width	PWclk		25			ns
Clock pulse low period	PWCLK (L)		6			ns
Clock pulse high period	PWclk (H)		6			ns
Data setup time	tsetup1		6			ns
Data hold time	tHOLD1		6			ns
Start pulse setup time	tsetup2		5			ns
Start pulse hold time	tHOLD2		5			ns
Start pulse low period	tspl		6			ns
POL2 setup time	tsetup3		6			ns
POL2 hold time	tногдз		6			ns
STB pulse width	PWstb		1			μs
Data invalid period	tinv		1			CLK
Final data timing	<b>t</b> ldt		2			CLK
CLK-STB time	tclk-stb	CLK↑→STB↑	6			ns
STB-CLK time	tstb-clk	STB↑ →CLK↑	6			ns
Time between STB and start pulse	tsтв-sтн	STB↓→CLK↑	60			ns
POL-STB time	tpol-stb	POL↑or↓→STB↑	-5			ns
STB-POL time	tstb-pol	STB↓ →POL↑ or↓	6			ns

\*

\*

# 11. SWITCHING CHARACTERISTIC WAVEFORM(R,/L= H)

Unless otherwise specified, the input level is defined to be 0.5 VDD1



### 12. RECOMMENDED MOUNTING CONDITIONS

The following conditions must be met for mounting conditions of the  $\mu PD16634A$ .

For more details, refer to the Semiconductor Device Mounting Technology Manual (C10535E).

Please consult with our sales offices in case other mounting process is used, or in case the mounting is done under different conditions.

μPD16634AN-xxx : TCP(TAB Package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350 °C, heating for 2 to 3 sec ; pressure 100g(per
		solder)
	ACF	Temporary bonding 70 to 100 °C; pressure 3 to 8 kg/cm <sup>2</sup> ; time 3 to 5
	(Adhesive Conductive	sec. Real bonding 165 to 180 °C pressure 25 to 45 kg/cm² time 30 to
	Film)	40secs(When using the anisotropy conductive film SUMIZAC1003 of
		Sumitomo Bakelite,Ltd).

Caution To find out the detailed conditions for mounting the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more mounting methods at a time.

[MEMO]

[MEMO]



### NOTES FOR CMOS DEVICES

### (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### 3 STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.



**Reference Documents** 

NEC Semiconductor Device Reliability/Quality Control System(C10983E)
Quality Grades to NEC's Semiconductor Devices(C11531E)

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
  rights of third parties by or arising from use of a device described herein or any other liability arising from use
  of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
  intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
  - "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
    - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
    - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
    - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

M7 98.8