## SWITCHING REGULATOR CONTROL IC

## DESCRIPTION

The $\mu \mathrm{PC} 1909$ is a switching regulator control IC ideal for primary side control of active-clamp type ${ }^{\text {Note }} \mathrm{DC} / \mathrm{DC}$ converters. This IC has 2 outputs employing a totem-pole circuit with peak output current 1.2 A, and is capable of directly driving a power MOS FET. As a result, it has been possible to realize primary side control of an active-clamp type converter on a single chip.

Note It is necessary to obtain license from Vicor Corporation before using the $\mu \mathrm{PC} 1909$ in an active-clamp type circuit.

## FEATURES

- 2 on-chip outputs; for $Q$ and $\bar{Q}$
- Capable of directly driving a power MOS FET
- Drive supply voltage range: 7 to 24 V
- On-chip remote control circuit
- On-chip pulse-by-pulse overcurrent protection circuit
- On-chip overvoltage latch circuit


## ORDERING INFORMATION

| Part Number | Package |
| :---: | :---: |
| $\mu$ PC1909CX | 16-pin plastic DIP $(7.62 \mathrm{~mm}(300))$ |
| $\mu$ PC1909GS | 16-pin plastic SOP $(7.62 \mathrm{~mm}(300))$ |

[^0]
## * BLOCK DIAGRAM



## PIN CONFIGURATION (Top View)

16-pin plastic DIP (7.62 mm (300))
$\mu \mathrm{PC} 1909 \mathrm{CX}$

16-pin plastic SOP (7.62 mm (300)) $\mu$ PC1909GS

$\star$ Pin Name

| CT | : Timing Capacitance |
| :---: | :---: |
| CT2 | : OLS Shift Control |
| DTC ${ }_{1}$ | : OUT ${ }_{1}$ Dead Time Control |
| DTC2 | : OUT2 Dead Time Control |
| EM11 | : OUT ${ }_{1}$ Emitter |
| EMI2 | : OUT2 Emitter |
| FB | : Feedback Input |
| GND | : Ground |
| OC | : Over Current Protection |
| ON/OFF | : ON/OFF Control |
| OUT ${ }_{1}$ | : OUT ${ }_{1}$ Output |
| $\mathrm{OUT}_{2}$ | : OUT2 Output |
| OV | : Over Voltage Protection |
| RT | : Timing Resistance |
| Vcc | : Power Supply |
| Vref | : Reference Voltage |

## CONTENTS

1. PIN FUNCTION LIST. ..... 5
2. ELECTRICAL SPECIFICATIONS .....  6
3. OPERATION OVERVIEW ..... 11
3.1 Startup. ..... 11
3.2 Steady Operation ..... 13
3.3 Overcurrent Limitation Operation ..... 15
3.4 On/Off Operation ..... 16
3.5 Overvoltage Protection Operation. ..... 17

* 4. SETTINGS ..... 18
4.1 Controller Settings ..... 18
4.2 Startup Circuit, Low Voltage Malfunction Prevention Circuit Settings ..... 18
4.3 Oscillator Settings ..... 21
4.4 Dead Time Setting ..... 22
4.4.1 Level shift setting ..... 22
4.4.2 Dead time adjustment. ..... 24
4.5 Duty Settings. ..... 25
4.5.1 Maximum duty setting ..... 25
4.5.2 Minimum duty limit. ..... 25
4.5.3 Soft start. ..... 25
4.6 Remote Control ..... 26
4.7 Overcurrent Limiter Settings ..... 27
4.8 Overvoltage Protection Circuit Setting ..... 28
4.9 Output Circuit ..... 29

5. PACKAGE DRAWINGS ..... 30
6. RECOMMENDED SOLDERING CONDITIONS ..... 32

## ^ 1. PIN FUNCTION LIST

| Pin No. | Symbol | Function |
| :---: | :---: | :---: |
| 1 | OV | Overvoltage protection <br> This is the input pin of the overvoltage detection comparator. Directly connect this pin to GND when not used. |
| 2 | $\mathrm{C}_{\text {T2 }}$ | OLS shift setting <br> The resistor that determines the amount of level shift for $\mathrm{dCT}_{\mathrm{T}}$ (an internal triangle wave that is a level-shifted $\mathrm{C}_{\mathrm{T}}$ ) is connected between this pin and the $V_{\text {ref }}$ pin. |
| 3 | GND | Ground <br> This is the signal ground pin. |
| 4 | OC | Overcurrent protection <br> This is the input pin of the overcurrent detection comparator. Directly connect this pin to GND when not used. |
| 5 | DTC 2 | $\mathrm{OUT}_{2}$ dead time setting <br> This pins sets the dead time of the $\mathrm{OUT}_{2}$ output. |
| 6 | $\mathrm{OUT}_{2}$ | OUT 2 output <br> This is the subswitch drive output pin. |
| 7 | ON/OFF | ON/OFF control <br> The output circuit can be switched on or off by inputting an external signal. Directly connect this pin to Vref when not used. |
| 8 | EMI2 | OUT2 emitter <br> This is a power supply ground pin. This pin must be isolated from the signal ground pin (GND). |
| 9 | Vcc | Power supply |
| 10 | EMI1 | OUT1 emitter <br> This is a power supply ground pin. This pin must be isolated from the signal ground pin (GND). |
| 11 | OUT ${ }_{1}$ | OUT ${ }_{1}$ output <br> This is the main switch drive output pin. |
| 12 | FB | Feedback input <br> This is the feedback input pin of PWM comparators 1 and 2. |
| 13 | DTC ${ }_{1}$ | OUT ${ }_{1}$ dead time setting <br> This pin sets the maximum duty of the OUT 1 output and determines the minimum duty of the OUT 2 output. |
| 14 | Vref | Reference voltage <br> This pin outputs a 4.9-V TYP. reference voltage. |
| 15 | RT | Timing resistance <br> The resistor that determines the oscillation frequency is connected between this pin and GND. |
| 16 | $\mathrm{C}_{\text {T }}$ | Timing capacitance <br> The capacitor that determines the oscillation frequency is connected between this pin and GND. This pin outputs a triangle wave. |

## 2. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}^{\circ} \mathrm{C}$ )

| Parameter | Symbol | $\mu \mathrm{PC} 1909 \mathrm{CX}$ | $\mu \mathrm{PC} 1909 \mathrm{GS}$ | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage | Vcc | 26 |  | V |
| Output Current (DC, per output) | IC (DC) | 100 |  | mA |
| Output Current (peak, per output) | Ic (peak) | 1.2 |  | A |
| Total Power Dissipation | $\mathrm{P}_{\text {T }}$ | 1000 | 694 | mW |
| Operating Ambient Temperature | $\mathrm{TA}_{\text {A }}$ | -20 to +85 |  | ${ }^{\circ} \mathrm{C}$ |
| Operating Junction Temperature | TJ | -20 to +150 |  | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +150 |  | ${ }^{\circ} \mathrm{C}$ |

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

## Recommended Operating Conditions

| Parameter | Symbol | MIN. | TYP. | MAX. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{cc}}$ | 7 | 10 | 24 | V |
| Oscillation Frequency | fosc | 50 | 200 | 500 | kHz |
| Output Load Capacitance | CL |  | 2200 | 3000 | pF |
| Timing Resistance | RT | 10 |  |  | $\mathrm{k} \Omega$ |
| Operating Junction Temperature | $\mathrm{T} J$ | -20 |  | +100 | ${ }^{\circ} \mathrm{C}$ |

$\star$ Caution The recommended operating range may be exceeded without causing any problems provided that the absolute maximum ratings are not exceeded. However, if the device is operated in a way that exceeds the recommended operating conditions, the margin between the actual conditions of use and the absolute maximum ratings is small, and therefore thorough evaluation is necessary. The recommended operating conditions do not imply that the device can be used with all values at their maximum values.

Electrical Characteristics (Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5 ^ { \circ }} \mathrm{C}, \mathrm{Vcc}=\mathbf{1 0} \mathrm{V}, \mathrm{R}_{\mathrm{T}}=\mathbf{1 0} \mathbf{~ k} \Omega$, fosc $=\mathbf{2 0 0} \mathbf{~ k H z}$ )

| Block | Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Total | Standby Current | Icc (SB) | $\mathrm{Vcc}=7 \mathrm{~V}$ |  | 0.1 |  | mA |
|  | Circuit Current | Icc | Without load | 6 | 12 | 18 | mA |
| Under- <br> Voltage Lockout Circuit | Startup Threshold Voltage | $\mathrm{Vcc}(\mathrm{LtoH})$ |  | 8 | 9 | 10 | V |
|  | Operating Voltage Hysteresis Width | $\mathrm{V}_{\mathrm{H}}$ |  | 3 | 4 | 5 | V |
| Reference Voltage | Output Voltage | Vref | IREF $=0 \mathrm{~A}$ | 4.7 | 4.9 | 5.1 | V |
|  | Line Regulation | REGIN | $\begin{aligned} & 8 \mathrm{~V} \leq \mathrm{Vcc} \leq 15 \mathrm{~V}, \\ & \mathrm{I}_{\text {REF }}=0 \mathrm{~A} \end{aligned}$ |  | 1 | 10 | mV |
|  | Load Regulation | REGL | $1 \mathrm{~mA} \leq \mathrm{l}$ IEFF $\leq 4 \mathrm{~mA}$ |  | 6 | 12 | mV |
|  | Output Voltage Temperature Coefficient | $\Delta \mathrm{V}_{\text {Ref } / \Delta \mathrm{T}}$ | $\begin{aligned} & -10^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, \\ & \text { IREF }=0 \mathrm{~A} \end{aligned}$ |  | 400 | (700) | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
|  | Short Circuit Current | Io short | IREF $=0 \mathrm{~A}$ |  | 15 |  | mA |
| Oscillation | Oscillation Frequency | fosc |  | 180 | 200 | 220 | kHz |
|  | Frequency Line Regulation | $\Delta f / \Delta \mathrm{V}$ | $8 \mathrm{~V} \leq \mathrm{Vcc} \leq 15 \mathrm{~V}$ |  | 1 |  | \% |
|  | Frequency Temperature Coefficient | $\Delta f / \Delta T$ | $-10^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ |  | 2 | (5) | \% |
| PWM <br> Comparator | Input Bias Current | IB (COMP1) | $\mathrm{V}_{\text {comp1 }}=\mathrm{V}_{\text {REF }}$ |  |  | 10 | $\mu \mathrm{A}$ |
|  |  | IB (COMP2) | $\mathrm{V}_{\text {comp2 }}=\mathrm{V}_{\text {REF }}$ |  |  | 10 | $\mu \mathrm{A}$ |
|  | Low-level Threshold Voltage | $\mathrm{V}_{\text {th (L) }}$ |  |  | 1.5 |  | V |
|  | High-level Threshold Voltage | $\mathrm{V}_{\text {т }}(\mathrm{H})$ |  |  | 3.5 |  | V |
|  | Dead time Temperature Coeficient | $\Delta \mathrm{DT} / \Delta \mathrm{T}$ | $\begin{aligned} & -10^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, \\ & V_{\mathrm{D}}=0.46 \text { V }_{\text {REF }} \end{aligned}$ |  | 3 |  | \% |
| Output | Low-level Output Voltage | Voı | IIINK $=3 \mathrm{~mA}$ |  |  | 0.5 | V |
|  | High-level Output Voltage | Vон | Isource $=30 \mathrm{~mA}$ |  | Vcc-1.6 |  | V |
|  | Rise Time | tr | $\mathrm{RL}=15 \Omega, \mathrm{CL}=2200 \mathrm{pF}$ |  | 60 |  | ns |
|  | Fall Time | $\mathrm{tf}^{\text {f }}$ | $\mathrm{RL}=15 \Omega, \mathrm{CL}^{\text {= }} 2200 \mathrm{pF}$ |  | 40 |  | ns |
| Remote Control | Input Voltage at Output ON | VIn (ON) |  | 2.4 | 2.6 | 2.8 | V |
|  | Input Voltage at Output OFF | Vin (OFF) |  | 2.2 | 2.4 | 2.6 | V |
|  | Hysteresis Width | $\mathrm{V}_{\mathrm{H}}$ |  | 0.1 | 0.2 | 0.3 | V |
| Overcurrent Latch | Overcurrent Threshold Voltage | $\left.\mathrm{V}_{\text {TH ( }} \mathrm{OC}\right)$ |  | 190 | 210 | 230 | mV |
|  | Input Bias Current | $\mathrm{IB}_{\text {( }}^{\text {( })}$ ) | $\mathrm{V} \mathrm{cc}=0 \mathrm{~V}$ |  | 200 |  | $\mu \mathrm{A}$ |
|  | Delay to Output | $\mathrm{td}_{\text {( }}^{\text {(OC) }}$ |  |  | 150 |  | ns |
| Overvoltage <br> Latch | Overvoltage Threshold Voltage | $\mathrm{V}_{\text {тH ( }}^{\text {OV) }}$ |  | 2 | 2.4 | 2.8 | V |
|  | Input Bias Current | IB (OV) | $\mathrm{Vov}=\mathrm{V}_{\text {REF }}$ |  |  | 4 | $\mu \mathrm{A}$ |
|  | OVL Reset Voltage | $\mathrm{V}_{\mathrm{r} \text { (ov) }}$ |  |  | 2 |  | V |
|  | Delay to Output | ta (OV) |  |  | 750 |  | ns |

Remark Values in parentheses ( ) represent reference values.

Typical Characteristics Curves (Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}^{\circ} \mathrm{C}, \mathrm{Vcc}=10 \mathrm{~V}$, Reference Values)




$\operatorname{lcc}(\mathrm{SB})$ vs. $\mathrm{T}_{\mathrm{A}}$


Vouti vs. Vin




## * 3. OPERATION OVERVIEW

### 3.1 Startup

The operating waveforms at startup are shown in Figure 3-1 below. The operations at startup are as follows.
$<1>$ When the power supply voltage ( Vcc ) rises and exceeds the starting voltage $(\mathrm{Vcc}(\mathrm{L}$ to H$)$ ), the reference voltage (Vref) rises.
<2> The DTC 1 voltage is boosted as the soft start capacitor is charged (refer to 4.5.3 Soft start).
$<3>$ Because the DTC ${ }_{1}$ voltage is at a lower potential than other voltages, OUT ${ }_{1}$ and OUT 2 become low and high level respectively during the $T_{1}$ period.
<4> If the DTC ${ }_{1}$ voltage is further boosted so that there is a period in which it is higher than the dCi voltage in the $T_{2}$ period, OUT $T_{2}$ becomes low level. In the period in which the DTC ${ }_{1}$ voltage exceeds $C_{t}$, OUT ${ }_{1}$ and OUT $_{2}$ are high and low level respectively. The duty of OUT ${ }_{1}$ increases and that of OUT ${ }_{2}$ decreases as DTC ${ }_{1}$ is boosted.

Figure 3-1. Waveforms at Startup


| Signal Name | Function | Signal Name |  |
| :--- | :--- | :--- | :--- |
| OUT $_{1}$ | Output for main switch | OUT $_{2}$ | Output for subswitch |
| DTC $_{1}$ | Voltage for setting maximum duty limit of OUT $_{1}$ | DTC $_{2}$ | Voltage for setting maximum duty limit of OUT |
| 2 |  |  |  |

Remarks 1. The oscillation frequency of $\mathrm{C}_{\mathrm{T}}$ is determined by the external capacitor connected to the $\mathrm{C}_{\mathrm{T}}$ pin and the external resistor connected to the RT pin (refer to 3.3 Overcurrent Limitation Operation). CT is a symmetrical triangle wave with a trough voltage (low-level threshold voltage $\left.\mathrm{V}_{\mathrm{TH}(\mathrm{L})}\right)$ of 1.5 V and a crest voltage (high-level threshold voltage $\mathrm{V}_{\mathrm{TH}(\mathrm{H})}$ ) of 3.5 V . Note that the dC ( voltage cannot be viewed externally.
2. In the $T_{1}$ and $T_{2}$ periods in Figure 3-1, the FB voltage level rises as the converter output voltage is boosted, with the result that the converter voltage cannot be controlled by FB.

### 3.2 Steady Operation

The operating waveforms during steady operation are shown in Figure 3-2 below. Steady operation as used here refers to the state in which the overcurrent and overvoltage latches are not working. The operations that occur during steady operation are as follows.
$<1>$ When the converter is operating at the rated input and output, the FB voltage is between DTC $_{1}$ and DTC $_{2}$ (in the $\mathrm{T}_{3}$ period in Figure 3-2).
-The FB voltage and $\mathrm{CT}_{\text {t }}$ triangle wave are compared by PWM comparator 1 . OUT ${ }_{1}$ is high level when the FB voltage is higher than the $\mathrm{C}_{\tau}$ voltage.
-The FB voltage and level-shifted $\mathrm{dC}_{\top}$ triangle wave are compared by PWM comparator 2. $\mathrm{OUT}_{2}$ is high level when the FB voltage is lower than the $\mathrm{dC} \mathrm{C}_{\tau}$ voltage.
$<2>$ Because the input voltage becomes lower as the load of the converter is increased, there is a period when the FB voltage rises and the OUT ${ }_{1}$ duty increases (the $\mathrm{T}_{4}$ period in Figure 3-2).
When the FB voltage is greater than the DTC $_{1}$ voltage, OUT ${ }_{1}$ operates at the maximum duty determined by DTC ${ }_{1}$. At this time also, OUT2 operates at the minimum duty determined by DTC ${ }_{1}$.
$<3>$ Because the input voltage becomes higher as the load of the converter is decreased, there is a period when the FB voltage falls and the OUT ${ }_{1}$ duty decreases (the $T_{5}$ period in Figure 3-2).
When the FB voltage is less than the DTC2 voltage, OUT 2 operates at the maximum duty determined by DTC2.

Figure 3-2. Waveforms During Steady Operation


For the dCt level shift amount and the OUT ${ }_{1}$ and OUT ${ }_{2}$ dead time settings, refer to 4.4 Dead Time Setting.
The relationship between the FB, DTC1, and DTC2 voltages in each operating state and the pins that determine the duty of OUT 1 and OUT ${ }_{2}$ are shown in Table 3-1 below. For the duty settings, refer to 4.5 Duty Settings.

Table 3-1. Relationship Between Pins That Determine Duty During Steady Operation

| Operating Status |  | Voltage Relationship | Pin That Determines <br> OUT $_{1}$ Duty | Pin That Determines <br> OUT $_{2}$ Duty |
| :--- | :---: | :---: | :---: | :---: |
| Steady operation 1 <br> (rated status) | $\mathrm{T}_{3}$ | $\mathrm{DTC}_{2}<\mathrm{FB}<\mathrm{DTC}_{1}$ | FB | FB |
| Steady operation 2 <br> (heavy load, low input) | $\mathrm{T}_{4}$ | $\mathrm{DTC}_{2}<\mathrm{DTC}_{1}<\mathrm{FB}$ | $\mathrm{DTC}_{1}$ | $\mathrm{DTC}_{1}$ |
| Steady operation 3 <br> (light load, high input) | $\mathrm{T}_{5}$ | $\mathrm{FB}<\mathrm{DTC}_{2}<\mathrm{DTC}_{1}$ | FB | $\mathrm{DTC}_{2}$ |

### 3.3 Overcurrent Limitation Operation

The internal configuration of the overcurrent latch circuit is shown in Figure 3-3 below.

Figure 3-3. $\mu \mathrm{PC} 1909$ Overcurrent Latch Circuit


If a voltage that exceeds the overcurrent detection voltage $\left(\mathrm{V}_{\mathrm{tH}(\mathrm{OC}}\right)=210 \mathrm{mV}$ TYP. $)$ is input to the OC pin, $\mathrm{OUT}_{1}$ is latched to low level, and then $\mathrm{OUT}_{2}$ is latched to high level. The time between the detection of overcurrent and when OUT $_{1}$ becomes low level is the overcurrent detection delay time. Moreover, if the voltage of the Cт pin exceeds 3.0 V , the reset signal will be input to the flip-flop, and the latch status of OUT 1 and $\mathrm{OUT}_{2}$ will be reset. When the OC pin voltage reaches the overcurrent detection voltage, even in the cycle in which the latch status was reset, the latch and reset operations will be repeated. In other words, the pulse width is limited every cycle (pulse-by-pulse current limitation).

The waveforms when overcurrent limitation is operating are shown in Figure 3-4 below.

Figure 3-4. Waveforms When Overcurrent Limitation Is Operating


### 3.4 On/Off Operation

The output of OUT ${ }_{1}$ and OUT ${ }_{2}$ can be made low level (off) by making the voltage of the ON/OFF pin low level. This also causes discharge of the soft start capacitor externally connected to the DTC 1 pin and the timing capacitor externally connected to the Cт pin.
To prevent chattering when turning on and off slowly, the threshold voltage of the ON/OFF pin has a 0.2-V hysteresis.
The waveforms during the on/off operation are shown in Figure 3-5 below.

Figure 3-5. Waveforms During On/Off Operation


### 3.5 Overvoltage Protection Operation

The overvoltage latch circuit is a protection circuit that stops the power supply to prevent damage to the load after detection of overvoltage caused by abnormal boosting of the output of the converter.
The internal configuration of the overvoltage latch circuit is shown in Figure 3-6 below.

Figure 3-6. $\mu$ PC1909 Overvoltage Latch Circuit


The threshold voltage ( $\mathrm{V} \mathrm{TH}(\mathrm{OV})$ ) connected to the overvoltage detection comparator is 2.0 to 2.8 V ( 2.4 V TYP.). If the voltage of the OV pin exceeds $\mathrm{V}_{\mathrm{TH}(\mathrm{OV})}$, $\mathrm{OUT}_{1}$ and $\mathrm{OUT}_{2}$ are latched to low level. The waveforms when OV (overvoltage) occurs are shown in Figure 3-7 below.

To reset the status of the overvoltage latch, drop the voltage of the Vcc pin to below the OVL release voltage $\left(\mathrm{V}_{\mathrm{R}(\mathrm{OV})}\right)=$ 2 V TYP.), and drop the voltage of the $\mathrm{V}_{\text {ref }}$ pin to a sufficiently low level.

Figure 3-7. Waveforms When Overvoltage Latch Is Operating


## * 4. SETTINGS

### 4.1 Controller Settings

The feedback circuit for when the converter output voltage is detected on the secondary side is configured as shown in Figure 4-1 below. The feedback gain is primarily determined by the $\mathrm{R}_{1}$ resistor.

## Figure 4-1. Feedback Circuit Configuration



The voltage of the FB pin is input to PWM comparators 1 and 2.
During steady operation ( $\mathrm{DTC}_{2}<\mathrm{FB}<\mathrm{DTC}_{1}$ ), the duty of $\mathrm{OUT}_{1}$ and $\mathrm{OUT}_{2}$ is determined by the slice level of the triangle wave based on the FB pin voltage.

Caution When using a shunt regulator such as the $\mu \mathrm{PC} 1093$ for the secondary-side detector, Ik must be set bearing in mind the variation of the $C_{\text {TR }}$ in the photocoupler. Also, be sure to use the photocoupler grounded at the emitter ground.

### 4.2 Startup Circuit, Low Voltage Malfunction Prevention Circuit Settings

The startup circuit is configured as shown in Figure 4-2 below.
Figure 4-2. Startup Circuit


In the $\mu \mathrm{PC} 1909$, when the power supply voltage ( Vcc ) rises but is less than the operation start voltage ( $\mathrm{Vcc}(\mathrm{L}$ to H$)$ ), a current of about $100 \mu \mathrm{~A}$ flows as a standby current.
When $V_{c c}$ reaches or exceeds $V_{C C}\left(L_{\text {to }} H\right)$, the internal reference voltage ( $\mathrm{V}_{\mathrm{REF}}$ ) rises and operating current is supplied to the internal circuits, increasing the circuit current (Icc) to a level of about 12 mA .

In the startup circuit in Figure 4-2, $\operatorname{Icc}\left(S_{B}\right)$ is supplied via a startup resistor ( $\mathrm{R}_{2}$ ), and when the power MOS FET is turned on after the $\mu \mathrm{PC} 1909$ is started up, Icc is supplied from a capacitor ( $\mathrm{C}_{1}$ ) until voltage reaches the auxiliary coil. $\mathrm{R}_{2}$ is determined using $\operatorname{lcc}(\mathrm{SB})$ as follows.

$$
\mathrm{R}_{2} \leq\left\{\frac{\operatorname{VIN(MIN.)}-\mathrm{VCC}_{(\text {LtoH })(\mathrm{MAX} .)}}{\operatorname{IcC}(\mathrm{SB})(\mathrm{MAX.)}+\operatorname{IREF}}\right\}
$$

If $R_{2}$ is too small, the loss via $R_{2}$ during steady operation will be large. The loss via $R_{2}$ during steady operation ( $\left.\mathrm{P}_{\mathrm{L}(\mathrm{MAX} .)}\right)$ ) is shown below. In this equation, Nz is the number of turns in the power supply auxiliary coil, Ne is the number of turns in the primary coil, and $\mathrm{V}_{\mathrm{F}(\mathrm{D} 1)}$ is the forward direction voltage drop in the diode ( $\mathrm{D}_{1}$ ).

$$
P_{L(M A X .)}=\frac{\left\{\left(1-\mathrm{Nz}_{2} / \mathrm{NP}_{\mathrm{P}}\right) \cdot \mathrm{VIN}_{\mathrm{IN}(\mathrm{MAX} .)}+\mathrm{V}_{\mathrm{F}(\mathrm{D} 1)\}}\right\}^{2}}{\mathrm{R}_{2}}
$$

Note that a film or other capacitor $\left(\mathrm{C}_{2}\right)$ with good high-frequency characteristics should be connected to prevent a highfrequency current flowing through the Vcc line when the power MOS FET is driven.
To apply a soft start, connect a soft start capacitor ( $\mathrm{C}_{3}$ ) between the DTC ${ }_{1}$ pin and GND. Using the overcurrent limitation function of the OC pin allows the duty to be limited on a pulse-by-pulse basis, enabling a more secure soft start.
The time between the startup of the $\mu \mathrm{PC} 1909$ and the first output of $\mathrm{OUT}_{1}\left(\mathrm{t}_{1}\right)$ is expressed as follows.

$$
\mathrm{t}_{1}=-\frac{\mathrm{C}_{3} \cdot \mathrm{R}_{3}}{1+\mathrm{R}_{3} / \mathrm{R}_{4}} \ln \left\{1-\left(1+\mathrm{R}_{3} / \mathrm{R}_{4}\right) \cdot\left(\mathrm{V}_{T H(L)} / \mathrm{V}_{\mathrm{REF}}\right)\right\}
$$

Although $V$ cc drops in the $t_{1}$ period, $\mathrm{C}_{1}$ is determined so that $O \mathrm{OU}_{1}$ is output while the drop voltage has not fallen to the operating voltage hysteresis width $\mathrm{V}_{\mathrm{H}}$. At this time, because $\mathrm{OUT}_{2}$ is output before $\mathrm{OUT}_{1}$ (refer to 3.1 Startup), $\mathrm{C}_{1}$ must be set to compensate for the increase in current caused by the output of OUT2. Refer to Figure 3-1. Waveforms at Startup for the operating waveforms.

$$
\mathrm{C}_{1}>\frac{\mathrm{ICC}+\mathrm{I}_{\mathrm{REF}}+\operatorname{IOUT}-\operatorname{ICC}(\mathrm{R})}{\mathrm{V}_{\mathrm{H}}} \cdot \mathrm{t}_{1}
$$

Here, Iref is the current that flows through the resistor with the maximum duty setting connected to the Vref pin, lout is the power MOS FET drive current, and $\operatorname{Icc}(\mathrm{R})$ is the current that is supplied from the startup resistor $\left(\mathrm{R}_{2}\right)$.

Note that when the rising of $\mathrm{V}_{\text {ref }}$ is later than the rising of $\mathrm{Vcc}_{\mathrm{cc}}$ at startup, $\mathrm{OUT}_{1}$ and $\mathrm{OUT}_{2}$ become high level simultaneously when $V_{\text {ref }}$ is in a range of about 0.45 to 0.5 V , which may result in the external power MOS FET being inadvertently turned on. To prevent this, speed up the rising of Vref by pulling it up to Vcc with a resistor. Note, however, that the standby current (ICC(SB)) will increase by only the current that flows through the connected resistor.

The pull-up resistance value (R) can be calculated from the following equation.

$$
\mathrm{R}[\mathrm{k} \Omega]=\frac{\mathrm{VcC}(\mathrm{MAX} .)}{}[\mathrm{V}]-0.5 \mathrm{~m}
$$

Remark $\operatorname{Vcc}($ max.): The highest power supply voltage that can be applied at startup without causing malfunction.

For the same reason, if $\mathrm{V}_{\mathrm{cc}}$ drops below the operation stopped voltage ( $\mathrm{Vcc}(\mathrm{L}$ to H$)-\mathrm{V}_{\mathrm{H}}$ ), $\mathrm{V}_{\text {ref }}$ and the constant current circuit will be cut-off, which weakens the drive capacity of the OUT ${ }_{1}$ and OUT2 outputs when the power supply is cut-off. If this drive capacity is weakened, the charge that has accumulated at the power MOS FET gates may not be sufficiently discharged, blunting the falling section of the power MOS FET gate drive waveform. In this case, connecting a capacitor of at least $0.47 \mu \mathrm{~F}$ between the $\mathrm{V}_{\text {rEF }}$ pin and GND allows sufficient time and output block drive capacity to discharge the charge accumulated at the gates of the power MOS FET.

Because the operation start and stop voltages in the $\mu \mathrm{PC} 1909$ are 9 V TYP. and 5 V TYP. respectively, Vref is output while operation is stopped until $\mathrm{V}_{\mathrm{cc}}$ is 5 V or lower. However, when Vcc reaches about 6.5 V , $\mathrm{V}_{\text {ref }}$ falls together with Vcc , as can be seen in Figure 4-3. When Vref falls, the constant current value of the triangle wave oscillator decreases, causing the oscillation frequency to drop.

Figure 4-3. Vref vs. Vcc Characteristics


In standard applications, Vref is resistance-divided to create the DTC 1, DTC $_{2}$, and FB voltages. In addition, because the levels of the triangle wave ( C ) and internally level-shifted triangle wave ( dC T ) are also generated internally by dividing the resistance of $\mathrm{V}_{\text {ref, }}$ if $\mathrm{V}_{\text {ref }}$ drops, each of the above will drop in proportion to $\mathrm{V}_{\text {ref. }}$ As a result, even if the oscillation frequency drops, standard applications are not affected. Further study will be required, however, including for transient states.

### 4.3 Oscillator Settings

The oscillator circuit is shown in Figure 4-4 below.

Figure 4-4. $\mu$ PC1909 Oscillator Circuit


A timing resistor ( $R_{T}$ ) is connected between the RT pin and GND, and a timing capacitor ( $C_{T}$ ) is connected between the $C_{\tau}$ pin and GND. The charge/discharge current of $C_{\tau}$ is determined by $R_{T}$. The oscillator operates as follows.
<1> If Ict is taken as the current that flows through $T_{r 1}$, the current the flows through $T_{r 3}$ is set as $2 \times$ Ict. Because the flip-flop $(\bar{Q})$ outputs a high level at startup, $\mathrm{T}_{\text {r2 }}$ is off, and C is charged with Ict.
$<2>\quad$ When the $\mathrm{C} \tau$ voltage reaches $\mathrm{V}_{\boldsymbol{T H}( }(\mathrm{H})=3.5 \mathrm{~V}$ TYP., the output of comparator H is inverted, and $\mathrm{T}_{\mathrm{r} 2}$ is turned on. Due to the discharging of the current set by $2 \times \mathrm{Ict}$, the current flowing through $\mathrm{C}_{\mathrm{T}}$ is (Іст $-2 \times \mathrm{Ict}$ ) $=-\mathrm{Ict}$, so C т is discharged by Іст.
$<3>$ If the $\mathrm{C}^{\top}$ voltage drops to $\mathrm{V}_{\mathrm{TH}(\mathrm{L})}=1.5 \mathrm{~V}$ TYP., the output of comparator L is inverted, the flip-flop is reset, and $\mathrm{C}_{\mathrm{T}}$ is recharged because $\mathrm{T}_{\mathrm{r} 2}$ is off.
$<4><2>$ and $<3>$ are repeated, generating a triangle wave with an amplitude of 1.5 to 3.5 V .

The oscillation frequency can be approximated from the following equation.

$$
\mathrm{fosc} \cong \frac{1 \times 10^{6}}{0.8251 \times \mathrm{CT}[\mathrm{pF}] \times(\mathrm{RT}[\mathrm{k} \Omega]+0.8)+320}[\mathrm{kHz}]
$$

The results of measuring fosc vs. $\mathrm{RT}_{\mathrm{T}}$ are shown in Figure 4-5 below, with $\mathrm{C}_{\mathrm{T}}$ as the parameter.

Figure 4-5. Relationship Between Oscillation Frequency (fosc), Timing Capacitor ( $\mathrm{C}_{\mathrm{T}}$ ) and Timing Resistor (RT)


### 4.4 Dead Time Setting

The period in which OUT ${ }_{1}$ and OUT $_{2}$ are simultaneously off is called dead time. This is an important parameter to realize a zero-cross switch when active-clamping. To set the dead time, it is necessary to adjust both the oscillation frequency and level shift parameters (for details of the oscillation frequency setting, refer to 4.3 Oscillator Settings).

### 4.4.1 Level shift setting

Whichever is higher of the DTC2 pin and FB pin voltages is compared with the triangle wave that is the internally levelshifted wave of the Ст pin (dCт). OUT 2 is high level while $\mathrm{dC}_{\tau}$ is higher than the $\mathrm{DTC}_{2}$ and FB voltages.
The triangle wave $\mathrm{dC}_{\mathrm{T}}$, which controls $\mathrm{OUT}_{2}$, is generated by internally level-shifting the $\mathrm{C}_{\top}$ wave on the low potential side. The amount of shift $\left(\mathrm{V}_{\mathrm{d}}\right)$ is determined using the resistor ( $\mathrm{Rct}_{\mathrm{c} 2}$ ) connected between the $\mathrm{C}_{\mathrm{T} 2}$ and $\mathrm{V}_{\text {REF }}$ pins.
$V_{d}$ can be calculated from the following equation.

$$
\mathrm{V}_{\mathrm{d}} \cong \frac{2 \times 4.2}{\operatorname{RcT2}[\mathrm{k} \Omega]+10}[\mathrm{~V}]
$$

A general diagram of the level shift circuit (OLS) is shown in Figure 4-6, and the relationship between the oscillation frequency (fosc), the dead time (tqd), and resistor Rct2 is shown in Figure 4-7.

Figure 4-6. $\mu$ PC1909 Level Shift Circuit (OLS)


Figure 4-7. Relationship Between fosc, tqd and Rcт2


### 4.4.2 Dead time adjustment

The dead time between the fall of OUT 1 and the rise of $\mathrm{OUT}_{2}$ ( tqca ) and the dead time between the fall of $\mathrm{OUT}_{2}$ and the rise of $\mathrm{OUT}_{1}(\mathrm{t} q \mathrm{~d})$ is determined by the oscillation frequency and the amount of level shift of the triangle wave.

Although usually $\operatorname{tqc}=\mathrm{tqd}$, if these values differ, connect a suitable resistor between the Ст pin and the Vref pin, as well as between the Ст pin and GND, and adjust the dead time by making the oscillation waveform asymmetrical, as shown in Figure 4-8.

Figure 4-8. Dead Time Adjustment


The charge current (IcT) of the timing capacitor (СТ) is expressed as follows.

$$
\text { Іст }[\mathrm{A}]=\frac{4.2}{800+\mathrm{Rt}[\Omega]}
$$

If $\mathrm{R}_{\mathrm{t}}$ is taken as $20 \mathrm{k} \Omega$, Іст will be approximately $200 \mu \mathrm{~A}$.
To reduce tqc, connect a resistor $\left(\mathrm{R}_{1}\right)$ between the $\mathrm{V}_{\text {REF }}$ and $\mathrm{C}_{\top}$ pins. If the value of the resistor is set so that the current charged in $\mathrm{C}_{\tau}$ is about $10 \%$ more than $\mathrm{Ict}^{\text {, tqc }}$ can be reduced and tqd increased by about $10 \%$ compared to when $\mathrm{R}_{1}$ is not connected.
$R_{1}$ here can be calculated from the following equation.
$R_{1}[\Omega]=\frac{\mathrm{V}_{\text {REF }}[\mathrm{V}]-\mathrm{Vosc}[\mathrm{V}]}{\Delta \mathrm{ICT}[\mathrm{A}]}$
Remark Vosc: Central voltage value of triangle wave
$\Delta I C T$ : Value of $I_{\text {ct current increased (decreased) by } R_{1}\left(R_{2}\right)}^{(d)}$

Note also that connecting a resistor ( $\mathrm{R}_{2}$ ) between Ст and GND makes it possible to reduce the current charged to Ст. If a resistor is selected that allows about $10 \%$ current to flow, tqc can be increased and tad reduced by about $10 \%$ compared to when $\mathrm{R}_{2}$ is not connected.
$\mathrm{R}_{2}$ here can be calculated from the following equation.

$$
\mathrm{R}_{2}[\Omega]=\frac{\operatorname{Vosc}[\mathrm{V}]}{\Delta \mathrm{ICt}[\mathrm{~A}]}
$$

### 4.5 Duty Settings

### 4.5.1 Maximum duty setting

In the steady operation state $\left(\mathrm{DTC}_{2}<\mathrm{FB}<\mathrm{DTC}_{1}\right)$, the duty during operation at the FB voltage is determined by $\mathrm{OUT}_{1}$ and OUT2. To set the duty as an independent FB input at times such as at startup, during low voltage input, and when the current is limited, the OUT 1 and OUT $_{2}$ outputs must be set to their maximum duty values. Set the maximum duty for OUT ${ }_{1}$ and OUT 2 via the DTC $_{1}$ and DTC2 pins, respectively, as shown in Figure 4-9.

Figure 4-9. Maximum Duty Settings in $\mu$ PC1909


Note that when pulse-by-pulse current limitation is being applied using the OC pin, the maximum duty of OUT ${ }_{1}$ should be set to between 60 and $65 \%$. This is because the duty conversion of OUT 1 sets the reset level of the internal OC circuit to about 75\%. For details, refer to 4.7 Overcurrent Limiter Settings.
There is no limit to the maximum duty of $\mathrm{OUT}_{2}$.

### 4.5.2 Minimum duty limit

When OUT ${ }_{1}$ is operating at maximum duty, if $\mathrm{OUT}_{2}$ is not output, it may inadvertently be set to a duty of $0 \%$, depending on the value of "OUT ${ }_{1}$ ON time + tqc $+\mathrm{tqd}^{\prime}$. If OUT 2 has $0 \%$ duty when active clamping, the transformer will not be able to be reset, and a minimum duty limit will have to be set for $\mathrm{OUT}_{2}$ at the same time the maximum duty of $\mathrm{OUT}_{1}$ is determined. Because the DTC $_{1}$ pin is also the input of PWM comparator 2 on the OUT2 side, if the FB voltage is higher than the DTC ${ }_{1}$ voltage, the DTC ${ }_{1}$ voltage is compared with $\mathrm{dC}_{\uparrow}$ and the minimum duty of $\mathrm{OUT}_{2}$ is limited.

### 4.5.3 Soft start

This IC incorporates a transistor for discharging the soft start capacitor connected between the DCT 1 pin and GND. If Vcc falls below the operation stopped voltage (5 V TYP.) or if the ON/OFF pin becomes low level (off), the DTC ${ }_{1}$ pin becomes low level and the soft start capacitor is initialized.

There is no such transistor incorporated on the DTC2 side.

### 4.6 Remote Control

In the $\mu \mathrm{PC} 1909$, starting up and stopping a converter can be controlled by turning on and off the output circuit using an external signal. When the ON/OFF pin is made low level, the low voltage malfunction protection circuit operates and cuts off OUT 1 and OUT ${ }_{2}$, causing the timing capacitor connected between the $\mathrm{C}^{\boldsymbol{T}}$ pin and GND ( C ) and the soft start capacitor connected between the DTC ${ }_{1}$ pin and GND to discharge. Because the on/off threshold voltage has $0.2-\mathrm{V}$ hysteresis, the occurrence of chattering can be suppressed, even in slow on/off operations.

The ON/OFF pin is internally pulled up to Vref via a $100 \mathrm{k} \Omega$ resistor. When the on/off function is not used, however, be sure to connect the ON/OFF pin directly to the Vref pin in order to prevent the occurrence of noise.

A configuration whereby on/off control is controlled from the primary side by a photocoupler is shown in Figure 4-10 below. Be sure to set the pull-down resistor connected to the ON/OFF pin so that the leakage current between C and E when the photocoupler is off does not cause the ON/OFF pin voltage to be boosted to a level whereby the $\mu \mathrm{PC} 1909$ is turned on.

Figure 4-10. ON/OFF Pin Connection


### 4.7 Overcurrent Limiter Settings

The OC pin in the $\mu$ PC1909 allows the realization of a pulse-by-pulse overcurrent limiter, whose configuration is shown in Figure 4-11 below.

Figure 4-11. $\mu$ PC1909 Overcurrent Limiter


If overcurrent is detected by the overcurrent detection comparator, OUT $_{1}$ is latched to low level by the flip-flop. Moreover, if the triangle wave generated by the oscillator and a voltage with a threshold value that causes the output latch to be reset are input to the other comparator the flip-flop will be reset at each cycle.
Because the reset threshold voltage is internally set to 3 V TYP. (about $75 \%$ VREF), if a maximum duty of $75 \%$ or over is set by the DTC1 pin thus activating overcurrent limitation by the OC pin, two pulses will be inadvertently output in one cycle. To allow for differences in ICs, do not set the maximum duty of DTC ${ }_{1}$ ( $60 \%$ or over) to more than $65 \%$ when applying overcurrent limitation using the OC pin. Alternatively, do not use OC pin overcurrent limitation if setting the maximum duty ( $60 \%$ or over) to more than $65 \%$. In this case (overcurrent limitation current not used), connect the OC pin directly to GND.

Discharge current flows through the OC pin. This discharge current is expressed as the input bias current of the overcurrent latch block $\left(I_{(B C)}\right)$. Although a filter is attached to the OC pin to prevent the overcurrent latch circuit from malfunctioning due to the surge current that flows when the power MOS FET is turned on, be sure to set the resistor to no more than $100 \Omega$ to stop $\mathrm{I}_{\mathrm{B}(\mathrm{OC})}$ causing a shift in the overcurrent detection point.

When overcurrent is being limited by the OC pin, OUT ${ }_{1}$ operates at the minimum pulse width limitable by the overcurrent latch circuit. The minimum pulse width is the sum of the $\mu \mathrm{PC} 1909$ 's overcurrent detection delay time (td(OC)), the delay of the filter attached to the OC pin, and the turn-on time of the power MOS FET.
During steady operation ( $\mathrm{DTC}_{2}<\mathrm{FB}<\mathrm{DTC}_{1}$ ), OUT $T_{2}$ operates at the duty determined by the FB voltage. Because the FB voltage rises when the output of the converter drops, the duty of the OUT 2 output drops in line with the converter output, until it reaches the minimum duty set by the DTC ${ }_{1}$ voltage.

### 4.8 Overvoltage Protection Circuit Setting

The overvoltage protection circuit based on the overvoltage latch in the $\mu \mathrm{PC} 1909$ is configured as shown in Figure 412 below. The threshold voltage connected to the overvoltage detection comparator ( $\mathrm{V}_{\mathrm{TH}(\mathrm{OV})}$ ) is 2.0 to 2.8 V ( 2.4 V TYP.). If the input at the OV pin exceeds $\mathrm{V}_{\mathrm{th}}(\mathrm{OV})$, the flip-flop in the IC latches $\mathrm{OUT}_{1}$ and $\mathrm{OUT}_{2}$ to low level. Once the overvoltage latch circuit is latched, it is not released until the power supply voltage of the IC (Vcc) falls below the OVL release voltage (2 V TYP.) (because Icc is higher than Icc(SB) when the circuit is latched, the operation status will not be restored in the steady input state).

Figure 4-12. $\mu$ PC1909 Overvoltage Protection Circuit


Discharge current flows through the OV pin. This is the input bias current of the overvoltage latch block in the electrical specifications ( $\mathrm{I}_{\mathrm{B}(\mathrm{Ov})}=4 \mu \mathrm{~A} M A X$.). To prevent the detection level fluctuating due to $\mathrm{I}_{\mathrm{B}(\mathrm{OV})}$, and to allow for the effect of the leakage current between $C$ and $E$ in the photocoupler, be sure to set the overvoltage detection resistor connected to the OV pin to no more than $100 \mathrm{k} \Omega$.

Because the OVL (overvoltage latch) detection delay time is about 750 ns , a capacitor with good frequency characteristics should be connected between the OV pin and GND to prevent malfunction due to noise. However, if the overvoltage latch circuit does malfunction due to electrostatic discharge or other such external noise, an effective countermeasure is to connect a capacitor with good frequency characteristics such as a film capacitor between Vcc and GND.

Caution If the power is reapplied immediately after being stopped (Vref drop) while there is charge remaining in the filter's capacitor (such as when Vcc (auxiliary coil voltage) is being monitored from Vref without configuring an overvoltage protection circuit such as is shown in Figure 4-12), the overvoltage latch threshold value will be boosted in proportion with the boosting of Vref, possibly causing the overvoltage latch to latch too easily.

### 4.9 Output Circuit

The output circuit is a totem-pole output with a peak output current rating (Ic(peak)) of 1.2 A. Although a power MOS FET can be driven directly, be careful not to exceed the allowable loss of the $\mu \mathrm{PC} 1909$ when the input capacitance of the power MOS FET is large or the operating frequency is high. The switching speed of the power MOS FET is determined by the charge/discharge current of the gates and the charge of the power MOS FET's gates. Be sure, however, to insert a series resistor at the gates of the power MOS FET to avoid exceeding the peak output current rating of the $\mu \mathrm{PC} 1909$.

Note that the heat generated in the $\mu \mathrm{PC} 1909$ by the output current is determined by the charge at the gates of the power MOS FET, and is not related to the switching speed.

When the 2SK1954 is used, for example, the loss of the
Figure 4-13. 2SK1954 Gate Change Characteristics
$\mu \mathrm{PC} 1909$ ( Pd ) can be determined as follows,
when the gate drive voltage $\mathrm{VGS}_{\mathrm{G}} \cong \mathrm{VOUT}_{1}=10 \mathrm{~V}$ and the oscillation frequency fosc $=200 \mathrm{kHz}$, as shown in the gate charge graph on the right (Figure 4-13):

$$
\begin{aligned}
\mathrm{P}_{\mathrm{d}} & =\mathrm{Q}_{\mathrm{G}} \cdot \mathrm{~V}_{\mathrm{GS}} \cdot \mathrm{fosc} \\
& =10[\mathrm{nC}] \times 10[\mathrm{~V}] \times 200[\mathrm{kHz}] \\
& =0.02[\mathrm{~W}]
\end{aligned}
$$

Moreover, when the $\mu \mathrm{PC} 1909$ and the power MOS FET are separated, the wiring from the OUT 1 and OUT 2 output pins is lengthened, which combined with the parasitic inductance and floating capacitance elements of the power MOS FET causes the voltage of the OUT ${ }_{1}$ and OUT 2 pins to fall below that of the GND pin (undershoot). In this case, clamp the undershoot by connecting a Schottky barrier diode as shown in Figure 4-14 to prevent the possibility of malfunction in the $\mu \mathrm{PC} 1909$.

Figure 4-14. Power MOS FET Drive Circuit Block


Note that when active clamping, if the C-cut drive transistor is driven by OUT2, the voltage of the OUT2 pin may become higher than Vcc . It is therefore vital to observe $\mathrm{VOUT}_{2} \leq \mathrm{Vcc}+5 \mathrm{~V}$ by taking action such as connecting a diode between OUT 2 and Vcc.

## * 5. PACKAGE DRAWINGS

## 16-PIN PLASTIC DIP (7.62mm(300))



## NOTES

1. Each lead centerline is located within 0.25 mm of its true position (T.P.) at maximum material condition
2. Item "K" to center of leads when formed parallel

| ITEM | MILLIMETERS |
| :---: | :--- |
| A | 20.32 MAX. |
| B | 1.27 MAX. |
| C | 2.54 (T.P.) |
| D | $0.50 \pm 0.10$ |
| F | 1.1 MIN. |
| G | $3.5 \pm 0.3$ |
| H | 0.51 MIN. |
| I | 4.31 MAX. |
| J | 5.08 MAX. |
| K | 7.62 (T.P.) |
| L | 6.5 |
| M | $0.25_{-0}^{+0.10}$ |
| N | 0.25 |
| P | 1.1 MIN. |
| R | $0 \sim 15^{\circ}$ |
|  | P16C-100-300B-2 |

## 16-PIN PLASTIC SOP (7.62 mm (300))


detail of lead end


NOTE
Each lead centerline is located within 0.12 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS |
| :---: | :---: |
| A | $10.2 \pm 0.2$ |
| B | 0.78 MAX. |
| C | 1.27 (T.P.) |
| D | $0.42_{-0.07}^{+0.08}$ |
| E | $0.1 \pm 0.1$ |
| $F$ | $1.65 \pm 0.15$ |
| G | 1.55 |
| $H$ | $7.7 \pm 0.3$ |
| I | $5.6 \pm 0.2$ |
| J | $1.1 \pm 0.2$ |
| K | $0.22_{-0}^{+0.08}$ |
| L | $0.6 \pm 0.2$ |
| M | 0.12 |
| N | 0.10 |
| P | $3^{\circ}{ }_{-3^{\circ}}$ |
|  | P16GM-50-300B-6 |

## 6. RECOMMENDED SOLDERING CONDITIONS

When soldering this product, it is highly recommended to observe the conditions as shown below. If other soldering processes are used, or if the soldering is performed under different conditions, please make sure to consult with our sales offices.
For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL"(C10535E).

## Type of Through-hole Device

$\mu$ PC1909CX: 16-pin plastic DIP (7.62 mm (300))

| Soldering Method | Soldering Conditions |
| :--- | :--- |
| Wave soldering (pins only) | Solder bath temperature $: 260^{\circ} \mathrm{C}$ MAX., Time $: 10$ seconds MAX. |
| Partial heating | Pin temperature $: 300^{\circ} \mathrm{C}$ MAX., Time $: 3$ seconds MAX. (per pin) |

Caution For through-hole device, the wave soldering process must be applied only to leads, and make sure that the package body does not get jet soldered.

## Type of Surface Mount Device

$\mu$ PC1909GS: 16-pin plastic SOP (7.62 mm (300))

| Soldering Method | Soldering Conditions | Recommended <br> Condition symbol |
| :--- | :--- | :--- |
| Infrared reflow | Package peak temperature $: 235^{\circ} \mathrm{C}$, Time $: 30$ seconds MAX. <br> (at $210^{\circ} \mathrm{C}$ or higher), Count : Twice or less | IR35-00-2 |
| VPS | Package peak temperature $: 215^{\circ} \mathrm{C}$, Time $: 40$ seconds MAX. <br> (at $200^{\circ} \mathrm{C}$ or higher), Count : Twice or less | VP15-00-2 |
| Wave soldering | Soldering bath temperature : $260^{\circ} \mathrm{C}$ or less, Time $: 10$ seconds <br> MAX., Count : Once, Preheating temperature $: 120^{\circ} \mathrm{C} \mathrm{MAX}$. <br> (package surface temperature) | WS60-00-1 |

## Caution Do not use different soldering methods together.

[MEMO]
[MEMO]

- The information in this document is current as of November, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
(Note)
(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).


[^0]:    The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
    Not all devices/types available in every country. Please check with local NEC representative for
    availability and additional information.

