

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

TMS570LS Series 16/32-BIT RISC Flash Microcontroller

Check for Samples: [TMS570LS20216,](http://focus.ti.com/docs/prod/folders/print/tms570ls20216.html#samples) [TMS570LS20206,](http://focus.ti.com/docs/prod/folders/print/tms570ls20206.html#samples) [TMS570LS10216](http://focus.ti.com/docs/prod/folders/print/tms570ls10216.html#samples), [TMS570LS10206,](http://focus.ti.com/docs/prod/folders/print/tms570ls10206.html#samples) [TMS570LS10116,](http://focus.ti.com/docs/prod/folders/print/tms570ls10116.html#samples) [TMS570LS10106](http://focus.ti.com/docs/prod/folders/print/tms570ls10106.html#samples)

1 TMS570LS Series 16/32-BIT RISC Flash Microcontroller

1.1 Features

- **Programmable External Clock (ECLK) High-Performance Automotive Grade Microcontroller for Safety Critical Applications**
	-
	- **Dual CPUs running Interface (MibSPI) each with: in Lockstep**
	-
	- **CPU and Memory BIST (Built-In Self Test) 128 buffers with parity**
	- **Error Signaling Module (ESM) w/ Error Pin One with parallel mode**
- **Two UART (SCI) interfaces with Local ARM**® **Cortex**™**-R4F 32-Bit RISC CPU**
	- **pipeline Three CAN (DCAN) Controller**
	- **Floating Point Unit with Single/Double Two with 64 mailboxes, one with 32 Precision** • **Parity on mailbox RAM**
	-
	- **Open Architecture With Third-Party Support 8K-Byte message RAM with parity**
- - **Up to 160-MHz System Clock High-End Timer (NHET)**
	- **Core Supply Voltage (VCC): 1.5 V 32 Programmable I/O Channels**
	-
- -
	- **128K-Byte or 160K-Byte RAM with ECC 24 total ADC Input channels**
- **Multiple Communication interfaces including Each has 64 Buffers with parity FlexRay, CAN, and LIN** • **Trace and Calibration Interfaces**
- **NHET Timer and 2x 12-bit ADCs Embedded Trace Module (ETMR4)**
- **External Memory Interface (EMIF) Data Modification Module (DMM)**
- **16bit Data, 22bit Address, 4 Chip Selects RAM Trace Port (RTP)**
- **Common TMS470/570 Platform Architecture Parameter Overlay Module (POM)**
	-
	-
	- **Vectored Interrupt Module (VIM) components**
	- **Cyclic Redundancy Checker (CRC, 2 Full Development Kit Available Channels)** – **Development Boards**
- **Direct Memory Access (DMA) Controller Code Composer Studio Integrated**
	- **32 DMA requests and 16 Channels/ Control Development Environment (IDE) Packets** – **HaLCoGen Code Generation Tool**
	- **Parity on Control Packet Memory HET Assembler and Simulator**
	- **Dedicated Memory Protection Unit (MPU) nowFlash Flash Programming Tool**
- **Frequency-Modulated Zero-Pin Phase-Locked Packages Supported Loop (FMzPLL)-Based Clock Module** – **144-Pin Quad Flat Pack (PGE) [Green]**
	-
- **Up to 115 Peripheral IO pins Community Resources**
	- **16 Dedicated GIO - 8 w/ External Interrupts TI E2E [Community](http://e2e.ti.com/support/microcontrollers/tms570/default.aspx)**
-
-
- **Certified for use in SIL3 Applications Three Multi-buffered Serial Peripheral**
- **ECC on Flash and SRAM Four Chip Selects and one Enable pin**
	-
	-
- **Interconnect Network Interface (LIN 2.0) Efficient 1.6 DMIPS/MHz with 8-stage**
	- -
		-
- **Memory Protection Unit (MPU) Dual Channel FlexRay**™ **Controller**
	-
- **Operating Features Transfer Unit with MPU and parity**
	- -
	- **I/O Supply Voltage (VCCIO): 3.3 V 128 Words High-End Timer RAM with parity**
- **Integrated Memory Transfer Unit with MPU and parity**
	- **1M-Byte or 2M-Byte Flash with ECC Two 12-Bit Multi-Buffered ADCs (MibADC)**
		-
		-
		-
		-
		-
		-
		-
	- **Consistent Memory Map across the family On-Chip emulation logic including IEEE 1149.1** – **Real-Time Interrupt (RTI) OS Timer JTAG, Boundary Scan and ARM Coresight**
		- -
			-
			-
			- -
		- -
	- **Oscillator and PLL clock monitor 337-Pin Ball Grid Array (ZWT) [Green]**
		-

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

1.2 Description

The TMS570LS series is a high performance automotive grade microcontroller family which has been certified for use in IEC 61508 SIL3 safety systems. The safety architecture includes Dual CPUs in lockstep, CPU and Memory Built-In Self Test (BIST) logic, ECC on both the Flash and the data SRAM, parity on peripheral memories, and loop back capability on peripheral IOs.

The TMS570LS family integrates the ARM® Cortex™-R4F Floating Point CPU which offers an efficient 1.6 DMIPS/MHz, and has configurations which can run up to 160 MHz providing more than 250 DMIPS. The TMS570LS series also provides different Flash (1MB or 2MB) and data SRAM (128KB or 160KB) options with single bit error correction and double bit error detection.

The TMS570LS devices feature peripherals for real-time control-based applications, including up to 32 nHET timer channels and two 12-bit A to D converters supporting up to 24 inputs. There are multiple communication interfaces including a 2-channel FlexRay, 3 CAN controllers supporting 64 mailboxes each, and 2 LIN/UART controllers.

With integrated SIL3 certified safety features and a wide choice of communication and control peripherals, the TMS570LS series is an ideal solution for high performance real time control applications with safety critical requirements.

The devices included in the TMS570LS series and described in this document are:

- TMS570LS20216
- TMS570LS20206
- TMS570LS10216
- TMS570LS10206
- TMS570LS10116
- TMS570LS10106

The TMS570LS series microcontrollers contain the following:

- Dual TMS570 16/32-Bit RISC (ARM Cortex™-R4F) in Lockstep
- Up to 2M-Byte Program Flash with ECC
- Up to 160K-Byte Static RAM (SRAM) with ECC
- Real-Time Interrupt (RTI) Operating System Timer
- Vectored Interrupt Module (VIM)
- Cyclic Redundancy Checker (CRC) with Parallel Signature Analysis (PSA)
- Direct Memory Access (DMA) Controller
- Frequency-Modulated Phase-Locked Loop (FMzPLL)-Based Clock Module With Prescaler
- Three Multi-buffered Serial Peripheral Interfaces (MibSPI)
- Two UARTs (SCI) with Local Interconnect Network Interfaces (LIN)
- Three CAN Controllers (DCAN)
- High-End Timer (NHET) with dedicated Transfer Unit (HTU)
- Available FlexRay Controller with dedicated PLL and Transfer Unit (FTU)
- External Clock Prescale (ECP) Module
- Two 16-Channel 12-Bit Multi-Buffered ADCs (MibADC) 8 shared channels between the two ADCs
- Address Bus Parity with Failure Detection
- Error Signaling Module (ESM) with external error pin
- Voltage Monitor (VMON) with out of range reset assertion
- Embedded Trace Module (ETMR4)
- Data Modification Module (DMM)
- RAM Trace Port (RTP)
- Parameter Overlay Module (POM)

2 TMS570LS Series 16/32-BIT RISC Flash Microcontroller Copyright © 2010–2011, Texas Instruments Incorporated

- 16 Dedicated General-Purpose I/O (GIO) Pins for ZWT; 8 Dedicated GIO Pins for PGE
- 115 Total Peripheral I/Os for ZWT; 68 Total Peripheral I/Os for PGE
- 16-Bit External Memory Interface (EMIF)

The devices utilize the big-endian format where the most significant byte of a word is stored at the lowest numbered byte and the least significant byte at the highest numbered byte.

The device memory includes general-purpose SRAM supporting single-cycle read/write accesses in byte, halfword, and word modes. The flash memory on this device is a nonvolatile, electrically erasable and programmable memory implemented with a 64-bit-wide data bus interface. The flash operates on a 3.3V supply input (same level as I/O supply) for all read, program and erase operations. When in pipeline mode, the flash operates with a system clock frequency of up to 160 MHz.

The device has nine communication interfaces: three MibSPIs, two LIN/SCIs, three DCANs and one FlexRay™ controller (optional). The SPI provides a convenient method of serial interaction for high-speed communications between similar shift-register type devices. The LIN supports the Local Interconnect standard 2.0 and can be used as a UART in full-duplex mode using the standard Non-Return-to-Zero (NRZ) format. The DCAN supports the CAN 2.0B protocol standard and uses a serial, multimaster communication protocol that efficiently supports distributed real-time control with robust communication rates of up to 1 megabit per second (Mbps). The DCAN is ideal for applications operating in noisy and harsh environments (e.g., automotive and industrial fields) that require reliable serial communication or multiplexed wiring. The FlexRay uses a dual channel serial, fixed time base multimaster communication protocol with communication rates of 10 megabits per second (Mbps) per channel. A FlexRay Transfer Unit (FTU) enables autonomous transfers of FlexRay data to and from main CPU memory. Transfers are protected by a dedicated, built-in Memory Protection Unit (MPU).

The NHET is an advanced intelligent timer that provides sophisticated timing functions for real-time applications. The timer is software-controlled, using a reduced instruction set, with a specialized timer micromachine and an attached I/O port. The NHET can be used for pulse width modulated outputs, capture or compare inputs, or general-purpose I/O. It is especially well suited for applications requiring multiple sensor information and drive actuators with complex and accurate time pulses. A High End Timer Transfer Unit (HET-TU) provides features to transfer NHET data to or from main memory. A Memory Protection Unit (MPU) is built into the HET-TU to protect against erroneous transfers.

The device has two 12-bit-resolution MibADCs with 24 total channels and 64 words of parity protected buffer RAM each. The MibADC channels can be converted individually or can be grouped by software for sequential conversion sequences. Eight channels are shared between the two ADCs. There are three separate groupings, two of which are triggerable by an external event. Each sequence can be converted once when triggered or configured for continuous conversion mode.

The frequency-modulated phase-locked loop (FMzPLL) clock module contains a phase-locked loop, a clock-monitor circuit, a clock-enable circuit, and a prescaler. The function of the FMzPLL is to multiply the external frequency reference to a higher frequency for internal use. The FMzPLL provides one of the six possible clock source inputs to the global clock module (GCM). The GCM module provides system clock (HCLK), real-time interrupt clock (RTICLK1), CPU clock (GCLK), NHET clock (VCLK2), DCAN clock (AVCLK1), and peripheral interface clock (VCLK) to all other peripheral modules.

The device also has an external clock prescaler (ECP) module that when enabled, outputs a continuous external clock on the ECLK pin. The ECLK frequency is a user-programmable ratio of the peripheral interface clock (VCLK) frequency.

The Direct Memory Access Controller (DMA) has 32 DMA requests, 16 Channels/ Control Packets and parity protection on its memory. The DMA provides memory to memory transfer capabilities without CPU interaction. A Memory Protection Unit (MPU) is built into the DMA to protect memory against erroneous transfers.

The Error Signaling Module (ESM) monitors all device errors and determines whether an interrupt or external Error pin is triggered when a fault is detected.

Copyright © 2010–2011, Texas Instruments Incorporated TMS570LS Series 16/32-BIT RISC Flash Microcontroller 3 Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SPNS141F&partnum=TMS570LS20216) Feedback

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

The External Memory Interface (EMIF) provides a memory extension to asynchronous memories or other slave devices.

Several interfaces are implemented to enhance the debugging capabilities of application code. In addition to the built in ARM Cortex™-R4F CoreSight™ debug features, an External Trace Macrocell (ETM) provides instruction and data trace of program execution. For instrumentation purposes, a RAM Trace Port Module (RTP) is implemented to support high-speed output of RAM accesses by the CPU or any other master. A Direct Memory Module (DMM) gives the ability to write external data into the device memory. Both the RTP and DMM have no or only minimum impact on the program execution time of the application code. A Parameter Overlay Module (POM) can re-route Flash accesses to the EMIF, thus avoiding the re-programming steps necessary for parameter updates in Flash.

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

1.3 Functional Block Diagram

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

6 Contents Copyright © 2010–2011, Texas Instruments Incorporated

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

2 Device Overview

2.1 Terms and Acronyms

Table 2-1. Terms and Acronyms

Copyright © 2010–2011, Texas Instruments Incorporated **Device Overview** 7

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

Table 2-1. Terms and Acronyms (continued)

2.2 Device Characteristics

The table below shows the different configurations options offered in the TMS570LS series of devices:

Table 2-2. Characteristics of the TMS570LS Series Devices

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

2.3 Memory

2.3.1 Memory Map

The memory map, including all available Flash and RAM memory configurations for the device family, are shown below. [Figure](#page-8-1) 2-1 applies to TMS570LS20216 and TMS570LS20206. [Figure](#page-9-0) 2-2 applies to TMS570LS10216 and TMS570LS10206. [Figure](#page-10-0) 2-3 applies to TMS570LS10106 and TMS570LS10116.

Figure 2-1. Memory Map of TMS570LS20216 and TMS570LS20206

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

Figure 2-2. Memory Map of TMS570LS10216 and TMS570LS10206

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

Figure 2-3. Memory Map of TMS570LS10116 and TMS570LS10106

The Parameter Overlay memory space maps to the lower 4MB of the EMIF CS0 memory space. ECC must be disabled by software via the CPU CP15 register if POM is used to overlay the program memory to the EMIF space; otherwise ECC errors will be generated. The contents of memory connected to the EMIF are not guaranteed after a power on reset. The addressable EMIF memory range is limited to the lower 32MB of each EMIF chip select for 16bit memories, and to the lower 16MB of each EMIF chip select for 8bit memories. The default EMIF data width is 16bit. The EMIF pins do not have GIO functionality.

Copyright © 2010–2011, Texas Instruments Incorporated and Device Overview 11 Device Overview 11

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

2.3.2 Flash Memory

The F035 (130nm Flash Process) Flash memory is a nonvolatile electrically erasable and programmable memory. The Flash has a state machine for simplifying the program and erase functions.

This device's 2M-Byte flash memory contains four 512K-Byte memory arrays (or banks) consisting of 22 total sectors. 1M-Byte versions of the device contain only the first two 512K-Byte banks (Bank 0 and Bank 1) and have a total of 14 sectors. The bank and sector configurations are shown in Flash Memory Banks and Sectors . When in pipeline mode, the Flash operates with a system clock frequency of up to 160MHz (versus a system clock in non-pipeline mode of up to 36MHz). The flash in pipeline mode is capable of accessing 128 bits at a time and provides two 64-bit pipelined words to the CPU. The minimum size for an erase operation is one sector. A single program operation can program either one 32-bit word or one 16-bit half word at a time.

Table 2-3. Flash Memory Banks and Sectors

NOTE

- The external flash pump voltage (VccP) is required for all flash operations (program, erase, and read). After a system reset, pipeline mode is disabled (FRDCNTL[2:0] is a "000"). In other words, the device powers up and comes out of reset in non-pipeline mode.
- The user must program proper ECC bits throughout the entire flash memory to avoid ECC errors due to Cortex R4 speculative fetches if flash ECC is enabled.
- The flash on this device does not support EEPROM emulation.

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

2.3.3 System Modules Assignment

This table shows the memory map for the Cyclic Redundancy Check (CRC) module, the Cortex™-R4F CoreSight™ debug module, and the System modules.

Table 2-4. System Modules Assignment

Copyright © 2010–2011, Texas Instruments Incorporated and Device Overview 13

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

2.3.4 Peripheral Selects

The peripheral frame contains the memory map for the peripheral registers as well as the peripheral memories. The first table shows the memory map for the peripheral module registers and following table shows the memory map for the peripheral module memories.

Table 2-5. Peripheral Select Assignment

Table 2-6. Peripheral Memory Selects

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

2.3.5 Memory Auto-Initialization

This device allows some of the on-chip memories to be initialized via the memory hardware initialization control registers in the System module. The purpose of having the hardware initialization is to program the memory arrays with error detection capability to a known state based on their error detection scheme (odd/even parity or ECC). The MINITGCR register enables the memory initialization sequence, and the MSINENA register selects the memories that are to be initialized. Please refer to the Architecture chapter of the Technical Reference Manual (TRM) for more information.

The mapping of the different memories to the specific bits in the MSINENA register is shown in the following table.

Table 2-7. Memory Initialization

(1) reserved only; the FlexRay RAM has its own Initialization mechanism.

The associated ECC RAM will get initialized as well, if the ECC functionality is enabled.

The associated Parity RAM will get initialized as well, if the Parity functionality is enabled.

NOTE

The user must initialize entire SRAM with ECC bits to avoid ECC errors due to Cortex R4 speculative fetches if SRAM ECC is enabled.

EXAS NSTRUMENTS

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

2.3.6 PBIST RAM Self Test

The PBIST (Programmable Built-In Self Test) architecture provides a run-time-programmable memory BIST engine for varying levels of test coverage across the device's embedded RAM memory. The PBIST architecture consists of a small CPU with an instruction set targeted specifically towards testing RAM memories. This CPU includes both control and instruction registers necessary to execute the individual memory algorithms. In order to minimize test load overhead, once an algorithm is loaded into the instruction registers, it can be run on multiple memories of different sizes or types. The memory configuration information and test algorithm code is stored in an on-chip ROM. The PBIST RAM groups implemented on this device are shown in the following table. More information about memory self test can be found in the PBIST chapter of the device TRM.

Table 2-8. PBIST RAM Grouping

(1) RGS (RAM group select) and RDS (return data select) stand for an unique RAM select id. More information about the RGS and the RDS can be found in the technical reference manual (TRM)

The test clock for ESRAM, DMA and RTP is HCLK; the test clock for other modules is VCLK.

NOTE

- The March13N test algorithm is recommended for application testing.
- The maximum PBIST test execution speed is limited to 100MHz.
- The supply current while performing PBIST self test is different than the device operating mode current. These values can be found in the I_{cc} section of the device electrical specifications.

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

2.4 Pin Assignments

2.4.1 PGE QFP Package Pinout (144 pin)

Figure 2-4. PGE Pinout (144 pin) [Top View]

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

2.4.2 ZWT BGA Package Pinout (337 ball)

	Α	B	$\mathsf C$	D	Ε	F	G	H	J	Κ	L	
19	VSS	VSS	TMS	NHET $[10]$	MIBSPI5 CS[0]	MIBSPI1 SIMO	MIBSPI1 ENA	MIBSPI5 CLK	MIBSPI5 SIMO[0]	NHET $[28]$	DMM DATA[0]	19
18	VSS	TCK	TDO	TRST	NHET [08]	MIBSPI1 CLK	MIBSPI1 SOMI	MIBSPI5 ENA	MIBSPI5 SOMI[0]	NHET [0]	DMM DATA[1]	18
17	TDI	RST	EMIF ADDR _[21]	EMIF W _E	MIBSPI5 SOM[1]	DMM CLK	MIBSPI5 SIMO[3]	MIBSPI5 SIMO[2]	NHET $[31]$	EMIF CS[1]	EMIF CS[0]	17
16	RTCK	FRAY TXEN1	EMIF ADDR[20]	EMIF BA[1]	MIBSPI5 SIMO[1]	DMM ENA	MIBSPI5 SOMI[3]	MIBSPI5 SOMI[2]	DMM SYNC	EMIF DATA[0]	EMIF DATA[1]	16
15	FRAY RX1	FRAY TX1	EMIF ADDR[19]	EMIF ADDR[18]	ETM DATA[06]	ETM DATA[05]	ETM DATA[04]	ETM DATA[03]	ETM DATA[02]	ETM DATA[16]	ETM DATA[17]	15
14	NHET $[26]$	ERROR	EMIF ADDR[77]	EMIF ADDR[16]	ETM DATA[07]	VCCIO	VCCIO	VCCIO	VCC	VCC	VCCIO	14 ₁
13	NHET $[17]$	NHET $[19]$	EMIF ADDR[15]	EMIF BA[0]	ETM DATA[12]	VCCIO						13
12	ECLK	NHET [04]	EMIF ADDR[14]	EMIF OE	ETM DATA[13]	VCCIO		VSS	VSS	VCC	VSS	12
11	NHET $[14]$	NHET $[30]$	EMIF ADDR[13]	EMIF DQM[1]	ETM DATA[14]	VCCIO		VSS	VSS	VSS	VSS	11
10	CAN1 TX	CAN1 RX	EMIF ADDR[12]	EMIF DQMIOI	ETM DATA[15]	VCC		VCC	VSS	VSS	VSS	10
	A	B	--------------- <u>-------</u> F				G	H	J	K	L	

Figure 2-5. ZWT Package Pinout Top Left Quadrant (337 ball) [Top View]

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

	Κ	L	M	N	P	R	T	U	V	W	
19	NHET [28]	DMM DATA[0]	CAN ₃ RX	AD1 EVT	ADS IN[15]	AD ₂ IN[6]	AD1 IN[6]	ADS IN[11]	VSSAD	VSSAD	19
18 ¹	NHET $[0]$	DMM DATA[1]	CAN3 TX	NC	ADS IN[8]	ADS IN[14]	ADS IN[13]	AD1 IN[4]	AD1 IN[2]	VSSAD	18
1/7	EMIF CS[1]	EMIF CS[0]	EMIF CS[2]	EMIF CS[3]	NC	AD1 IN[5]	AD1 IN[3]	ADS IN[10]	AD1 IN[1]	ADS IN[9]	17
16	EMIF DATA[0]	EMIF DATA[1]	EMIF DATA[2]	EMIF DATA[3]	NC	AD ₂ IN[7]	ADS IN[12]	AD ₂ IN[3]	ADREF LO	VSSAD	16
15	ETM DATA[16]	ETM DATA [17]	ETM DATA[18]	ETM DATA[19]	NC	NC	AD ₂ IN[5]	AD ₂ IN[4]	ADREF HI	VCCAD	15
14	VCC	VCCIO	VCCIO	VCCIO	VCCIO	NC	NC	AD ₂ IN[2]	AD1 IN[7]	AD1 IN[0]	14
13					VCCIO	ETM DATA[1]	NC	AD ₂ IN[1]	AD ₂ IN[0]	AD ₂ EVT	13
12	VCC	VSS	VSS		VCCIO	ETM DATA[0]	MIBSPI5 CS[3]	RTP ENA	LIN1 TX	LIN1 RX	12
11	VSS	VSS	VSS		VCC	ETM TRACE CTL	RTP SYNC	RTP DATA[1]	RTP DATA[0]	RTP CLK	11
10	VSS	VSS	VCC		VCC	ETM TRACE CLKOUT	RTP DATA[2]	RTP DATA[3]	MIBSPI3 CS[0]	GIOB[3]	10
	$\sf K$	$\mathsf L$	${\sf M}$	N	$\mathsf P$					W	

Figure 2-6. ZWT Package Pinout Top Right Quadrant (337 ball) [Top View]

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

Figure 2-7. ZWT Package Pinout Bottom Left Quadrant (337 ball) [Top View]

20 Device Overview Copyright © 2010–2011, Texas Instruments Incorporated

Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SPNS141F&partnum=TMS570LS20216) Feedback focus.ti.com: [TMS570LS20216](http://focus.ti.com/docs/prod/folders/print/tms570ls20216.html) [TMS570LS20206](http://focus.ti.com/docs/prod/folders/print/tms570ls20206.html) [TMS570LS10216](http://focus.ti.com/docs/prod/folders/print/tms570ls10216.html) [TMS570LS10206](http://focus.ti.com/docs/prod/folders/print/tms570ls10206.html) [TMS570LS10116](http://focus.ti.com/docs/prod/folders/print/tms570ls10116.html) [TMS570LS10106](http://focus.ti.com/docs/prod/folders/print/tms570ls10106.html)

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

Figure 2-8. ZWT Package Pinout Bottom Right Quadrant (337 ball) [Top View]

Copyright © 2010–2011, Texas Instruments Incorporated **Device Overview** 21 **Device Overview** 21

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

2.5 Terminal Functions

This following table describes the pins on the device.

NOTE

Table Abbreviations: PWR = power, GND = ground, REF = reference voltage, NC = no connect, IPD = Internal Pull Down, IPU = Internal Pull Up, I/O = Input/Output, I = Input, O = **Output**

Table 2-9. Terminal Functions

22 Device Overview Copyright © 2010–2011, Texas Instruments Incorporated

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

Table 2-9. Terminal Functions (continued)

Copyright © 2010–2011, Texas Instruments Incorporated **Device Overview** 27

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

Table 2-9. Terminal Functions (continued)

30 Device Overview Copyright © 2010–2011, Texas Instruments Incorporated

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

Table 2-9. Terminal Functions (continued)

Copyright © 2010–2011, Texas Instruments Incorporated **Device Overview** 33

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

2.6 Device Support

2.6.1 Device and Development-Support Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all devices and support tools. Each commercial family member has one of three prefixes: TMX, TMP, or TMS (e.g.,TMS570LS20216ASPGEQQ1). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

- **TMX** Experimental device that is not necessarily representative of the final device's electrical specifications.
- **TMP** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification.
- **TMS** Fully-qualified production device.

Support tool development evolutionary flow:

- **TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.
- **TMDS** Fully qualified development-support product.

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, PGE), the temperature range (for example, "Blank" is the commercial temperature range), and the device speed range in Mega Hertz.

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

A. For actual device part numbers (P/Ns) and ordering information, see the TI website [\(http://www.ti.com](http://www.ti.com)).

Figure 2-9. Device Numbering Conventions(A)

3 Reset / Abort Sources

3.1 Reset / Abort Sources

The device Resets and Aborts are handled as shown in the following table. The table shows the source of the error, the system mode, the type of error response and the corresponding Error Signaling Module (ESM) channel. Only standard ARM exception handlers and ESM errors are used.

(1) The Undefined Instruction TRAP is NOT detectable outside the CPU. The trap is taken only if the Code reaches the execute stage of the CPU.

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

Table 3-1. Reset / Abort Sources (continued)

38 Reset / Abort Sources Copyright © 2010–2011, Texas Instruments Incorporated

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

Table 3-1. Reset / Abort Sources (continued)

(2) Oscillator fail/PLL slip can be configured in the system register PLLCTL1 to generate a reset.

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

EXAS NSTRUMENTS

4 Peripherals

4.1 Error Signaling Module (ESM)

The Error Signaling Module (ESM) is used to indicate a severe device failure via interrupts and the external ERROR pin. The error pin is normally used by an external device to either reset the controller and/or keep the system in a fail safe state.

The ESM module consists of three error groups with 32 inputs each. The generation of the interrupts and the activation of the ERROR Pin is shown in the following table. The next table shows the ESM error sources and their corresponding group and channel numbers.

Table 4-1. ESM Groups

Table 4-2. ESM Assignments

40 Peripherals Copyright © 2010–2011, Texas Instruments Incorporated

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

Table 4-2. ESM Assignments (continued)

Copyright © 2010–2011, Texas Instruments Incorporated and the extra and the extra and the extra and the Peripherals 41

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

4.2 Direct Memory Access (DMA)

The direct-memory access (DMA) controller transfers data to and from any specified location in the device memory map. The DMA supports data transfer for both on-chip memories and peripherals.

The DMA controller on this device supports 16 channels and 32 request lines. Each of the 32 DMA requests are assigned by default to one of the 16 available channels. For DMA requests multiplexed between multiple sources, the DMA controller cannot differentiate between the multiple sources and the user has to ensure that multiple sources are not enabled at the same time. Please refer to the DMA Specification in the TRM for more details.

The DMA request configuration is shown in the following table.

Table 4-3. DMA Request Line Connection

(1) SPI1, SPI3, SPI5 receive in standard SPI/compatibility mode

(2) SPI1, SPI3, SPI5 transmit in standard SPI/compatibility mode

Copyright © 2010–2011, Texas Instruments Incorporated **Peripherals** 43

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

4.3 High End Timer Transfer Unit (HET-TU)

The High End Timer Transfer Unit (HET-TU) is a local Direct Memory Access (DMA) module. It is specifically designed to transfer High End Timer (NHET) data to (or from) the CPU data SRAM . The HET software controls which HET instructions generate transfer requests to the transfer unit. More information about the NHET and the HET-TU can be found in the technical reference manual (TRM). The HET-TU supports 8 channels.

The HET-TU request assignment is shown in the following table.

Table 4-4. NHET Request Line Connection

4.4 Vectored Interrupt Manager (VIM)

The Vectored Interrupt Manager (VIM) provides hardware assistance for prioritizing and controlling the many interrupt sources present on the device. Interrupt requests originating from the device modules (i.e., SPI, LIN, SCI, etc.) are assigned to channels within the 64-channel VIM. Programming multiple interrupt sources to the same VIM channel effectively shares the VIM channel between sources. The VIM request channels are maskable so that individual channels can be selectively disabled. All interrupt requests can be programmed in the VIM to be of either type:

- Fast interrupt request (FIQ)- The FIQ implemented in Cortex-R4F is Non-Maskable Fast Interrupts (NMFI).
- Normal interrupt request (IRQ)

The VIM prioritizes interrupts, whose precedence of request channels decrease with ascending channel order in the VIM (0 [highest] and 64[lowest] priority). For VIM default mapping, channel priorities, and their associated modules see the table below. More information on the VIM can be found in the technical reference manual (TRM).

Table 4-5. Interrupt Request Assignments

Copyright © 2010–2011, Texas Instruments Incorporated **Peripherals** 45

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

Table 4-5. Interrupt Request Assignments (continued)

4.5 MIBADC Event Trigger Sources

All three conversion groups can be configured for event-triggered operation, providing up to three event triggered groups.

The trigger source and polarity can be selected individually for group 1, group 2 and the event group from the options identified in the first table following for MibADC1 and in the second table following for MibADC2.

Table 4-6. MIBADC1 Event Trigger Sources

NOTE

The Trigger is present, even if the pin is not available.

Table 4-7. MIBADC2 Event Trigger Sources

NOTE

The Trigger is present, even if the pin is not available.

The application can generate the trigger condition using these signals by configuring the corresponding device pins as input pins and driving them from an external source, or by configuring them as output pins and driving them by software. The pin doesn't have to be present on the package to be able to be used as a trigger.

The interrupt request signals (RTI compare 0) are driven HIGH when the interrupt condition occurs. So if the ADC is required to be triggered on the interrupt being asserted, select the rising edge for this trigger source. The ADC can be still triggered using the falling edge on the interrupt line. In this case, the falling edge occurs when the interrupt line is deasserted.

Copyright © 2010–2011, Texas Instruments Incorporated and the example of the example o

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

4.6 MIBSPI

4.6.1 MIBSPI Event Trigger Sources

The Multi-buffered Serial Peripheral Interfaces (MIBSPIs) have a programmable buffer memory that enables data transmission to be completed without CPU intervention. The buffers are combined in different Transfer Groups (TGs) that can be triggered by external events such as I/O activity, timers or by the internal tick counter. The internal tick counter supports the periodic trigger of events. Each buffer of the MibSPI can be associated with different DMA channels in different TGs, allowing the user to move data between internal memory and an external slave with minimal CPU interaction.

Table 4-8. MIBSPI1 Event Trigger Sources

Table 4-9. MIBSPI3 Event Trigger Sources

48 Peripherals Copyright © 2010–2011, Texas Instruments Incorporated

EXAS NSTRUMENTS

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

Table 4-10. MIBSPI5 Event Trigger Sources

4.6.2 MIBSPIP5/DMM Pin Multiplexing

The multiplexing of MIBSPIP5 and DMM pins are controlled by the status of the MIBSPIP5 module and the DMM module. The pins will have DMM functionality if the DMM module is enabled and the MIBSPIP5 module is disabled; if the MIBSPIP5 is enabled the pins will have MIBSPI functionality, regardless of the DMM module status. DMMCLK, DMMSYNC, DMMENA and DMMDATA[1:0] are always functional independent of the MIBSPIP5 configuration because they are not multiplexed. The related pin numbers can be found in the MIBSPI5 and the DMM section of the Terminal Functions chapter. The following table shows the MIBSPI5 and DMM Data pin multiplexing.

Table 4-11. MIBSPIP5 Pin Multiplexing

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

4.7 ETM

The device contains an ARM Cortex™-R4F External Trace Macrocell (ETM-R4) with a 32bit data port. The ETM-R4 module is connected to a Test Port Interface Unit (TPIU) with a 32bit data bus. The ETM-R4 is CoreSight compliant and follows the ARM ETM v3 specification; for more details see ARM CoreSight™ ETM-R4 TRM specification Revr0p0. The ETM-R4 supports "half rate clocking" only.

The ETM clock source can be selected as either VCLK or the external ETMTRACECLKIN pin. The selection is done by the EXTCTRLOUT[1:0] control bits of the TPIU; the default is '00'.

Table 4-12. ETMTRACECLKIN Selection

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

4.8 Debug Scan Chains

The device contains an ICEPICK module to access the debug scan chains. Debug scan chain #0 handles the access to the CPU, to the ETM-R4 (External Trace Macrocell), to the POM (Parameter Overlay Module) and to the TPIU (Test Port Interface Unit). Debug scan chain #1 handles the access to the Ram Trace Port (RTP) and the Data Modification Module (DMM) which each incorporate a dedicated TAP (Test Access Port) controller. Each module is selected via its scan chain number. The IcePick scan ID is 0x80206D05, which is the same number as the device ID.

Figure 4-1. Debug Scan Chains

4.8.1 JTAG

The 32bit JTAG ID code for this device is 0x0B7B302F.

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

4.9 CCM

4.9.1 Dual Core Implementation

The microcontroller has two Cortex-R4 cores, where the output signals of both CPUs are compared in the CCM-R4 (Core Compare Module). To avoid common mode impacts the signals of the CPUs to be compared are delayed in a different way as shown in the following figure.

Figure 4-2. Dual Core Implementation

4.9.2 CCM-R4

To avoid an erroneous CCM-R4 compare error, the application software must ensure that the CPU registers of both CPUs are initialized with the same values before the 1st function call or other operation that pushes the CPU registers onto the stack. All CCM-R4 error forcing test modes are limited to 100MHz HCLK speed.

4.10 LPM

TMS570 Platform devices support multiple low power modes. These different modes allow the user to trade-off the amount of current consumption during low power mode versus functionality and wake-up time.

Supported Low Power modes on this devices are Doze, Snooze and Sleep; for detailed description please refer to the Architecture section of the Technical Reference Manual.

4.11 Voltage Monitor

A voltage monitor has been implemented on this device. The purpose of this voltage monitor is to eliminate the requirement for a specific sequence when powering up the core and I/O voltage supplies. It also reduces the risk of corrupting memory or glitches on I/O pins during power-up, power-down or brown outs. The voltage monitor does not eliminate the need of a voltage supervisor circuit to guarantee that the device is held in reset when the voltage supplies are out of range. The voltage monitor thresholds can be found in the Vmon section of the device electrical specifications.

When the voltage monitor detects a low voltage on the I/O supply, it will assert a reset. When the voltage monitor detects a low voltage on the core supply, it asynchronously makes all output pins high impedance, and asserts a reset. The voltage monitor is disabled when the device is in halt mode.

The voltage monitor has three filter functions:

- It rejects short low-going glitches on the PORRST pin
- It rejects noise on the VCCIO supply
- It rejects noise on the VCC supply

Please note that such glitches on VCC and VCCIO could still corrupt the system depending on many factors. The width of noise that can be filtered by the voltage monitor on the VCC and VCCIO supplies is shown in the table below. Glitches less than MIN will be filtered out, glitches greater than MAX are guaranteed to generate a reset. The duration of glitches that will be filtered on the PORRST pin can be found in [Table](#page-70-0) 7-6, Timing Requirements for PORRST.

Table 4-13. VMON Supply Glitch Filter Capability

4.12 CRC

MCRC Controller is a module which is used to perform CRC (Cyclic Redundancy Check) to verify the integrity of memory system. A signature representing the contents of the memory is obtained when the contents of the memory are read into MCRC Controller. The responsibility of MCRC controller is to calculate the signature for a set of data and then compare the calculated signature value against a pre-determined good signature value. MCRC controller provides up to four channels to perform CRC calculation on multiple memories in parallel and can be used on any memory system. Channel 1 can also be put into data trace mode. In data trace mode, MCRC controller compresses each data being read through the CPU read data bus.

When using the MCRC module in PSA mode while ECC is enabled, bus masters (e.g. FTU, HTU, DMA or CPU) should not write to the data RAM (TCRAM) to avoid corrupting the PSA value.

4.13 System Module Access

The system module access modes and access rights are shown in the following table.

Copyright © 2010–2011, Texas Instruments Incorporated **Peripherals** 53

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

Table 4-14. System Module Access

4.14 Debug ROM

The Debug ROM stores the location of the components on the Debug APB bus.

Table 4-15. Debug ROM Table

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

4.15 CPU Self Test Controller: STC / LBIST

The CPU Self Test Controller (STC) is used to test the ARM CPU core using a Deterministic Logic BIST (LBIST) Controller as the test engine. The STC has the capability of dividing the complete test run into smaller independent test sets (intervals). The test coverage and number of test execution cycles for each test interval is shown in the table below.

The maximum clock rate for the STC / LBIST is:

- 53.333MHz when HCLK = 160MHz / VCLK = 80MHz on BGA package
- 50MHz when HCLK = 100MHz / VCLK = 100MHz on QFP and BGA packages
- 46.666MHz when HCLK = 140MHz / VCLK = 70MHz on QFP and BGA packages

In order to achieve the proper clock rate during CPU self test a STC clock divider has been implemented. The clock divider is set by the CLKDIV bits in STCCLKDIV register in the secondary system module frame at location 0xFFFF E108. The default value of the CPU Self Test LBIST clock divider is set to 'divide-by-1'.

NOTE

The supply current while performing CPU self test is different than the device operating mode current. These values can be found in the I_{cc} section of [Section](#page-61-0) 6.4.

Table 4-16. STC/LBIST Test Coverage and Duration

Copyright © 2010–2011, Texas Instruments Incorporated **Peripherals** 55

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

Table 4-16. STC/LBIST Test Coverage and Duration (continued)

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

5 Device Registers

5.1 Device Identification Code Register

The device identification code register identifies several aspects of the device including the silicon version. The details of the device identification code register are shown in [Figure](#page-56-0) 5-1. The device identification code register value for this device is:

- Rev $0 = 0x80206D05$
- $Rev A = 0x80206D0D$

Figure 5-1. Device ID Bit Allocation Register

LEGEND: R/W = Read/Write; $R =$ Read only; $-n =$ value after reset; $D =$ device dependent

Table 5-1. Device ID Bit Allocation Register Field Descriptions

Copyright © 2010–2011, Texas Instruments Incorporated **Device Registers** 57

Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SPNS141F&partnum=TMS570LS20216) Feedback

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

Table 5-1. Device ID Bit Allocation Register Field Descriptions (continued)

Texas NSTRUMENTS

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

5.2 Die-ID Registers

The two registers (DIEIDL and DIEIDH) form a 64-bit number that contains information about the device's die lot number, wafer number and X, Y wafer coordinates. The die identification information will vary from unit to unit. This information is programmed by TI as part of the initial device test procedure. The data format of the Die-ID registers is shown here.

Figure 5-2. DIEIDL Register (Location: 0xFFFF FF7C)

LEGEND: $R/W = Read/Write$; $R = Read$ only; $-n = value$ after reset; $D = device$ dependent

Figure 5-3. DIEIDH Register (Location: 0xFFFF FF80)

LEGEND: R/W = Read/Write; $R =$ Read only; $-n =$ value after reset; D= device dependent

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

5.3 PLL Registers

The default values for the PLL (Phase Locked Loop) control registers are shown in this section. PLLCTL1 and PLLCTL2 are used to configure PLL1 (F035 FMzPLL) and PLLCTL3 is used to configure PLL2 (F035 FPLL).

Figure 5-4. PLLCTL1 Register (Location: 0xFFFF FF70)

R/WP-0101111100000000

LEGEND: R/W = Read/Write; $R =$ Read only; $-n =$ value after reset; $D =$ *device specific* PLLCTL1 Default = 0x2F025F00

Figure 5-5. PLLCTL2 Register (Location: 0xFFFF FF74)

LEGEND: R/W = Read/Write; $R =$ Read only; $-n =$ value after reset; $D =$ *device specific*

PLLCTL2 Default = 0x7FC07200

NOTE

There are several combinations of the modulation depth and modulation frequency that are not allowed. Valid settings for this device include the list in [Table](#page-66-0) 7-2.

LEGEND: $R/W = Read/Write$; $R = Read$ only; $-n = value$ after reset; $D = device$ specific PLLCTL3 Default = 0x00000307

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

6 Device Electrical Specifications

6.1 Operating Conditions

6.2 Absolute Maximum Ratings Over Operating Free-Air Temperature Range (unless otherwise noted)(1)

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

(2) All voltage values are with respect to their associated grounds.

6.3 Device Recommended Operating Conditions(1)

(1) All voltages are with respect to V_{SS} except V_{CCAD} is with respect to V_{SSAD} .

NSTRUMENTS

Texas

6.4 Electrical Characteristics Over Operating Free-Air Temperature Range(1)

(1) Source currents (out of the device) are negative while sink currents (into the device) are positive.

(2) This does not apply to PORRST pin.

62 Device Electrical Specifications Copyright © 2010–2011, Texas Instruments Incorporated

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

Electrical Characteristics Over Operating Free-Air Temperature Range[\(1\)](#page-64-0) (continued)

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

Texas **ISTRUMENTS**

Electrical Characteristics Over Operating Free-Air Temperature Range[\(1\)](#page-64-0) (continued)

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

Electrical Characteristics Over Operating Free-Air Temperature Range[\(1\)](#page-64-0) (continued)

(3) Typical values are at V_{cc} =1.5V and maximum values are at V_{cc} =1.65V (4) The peak current is measured on the TI EVM board with two 10uF and

The peak current is measured on the TI EVM board with two 10µF and thirteen 100nF capacitors on VCC domain. Running at a lower frequency consumes less current.

(5) LBIST currents specified are for execution of LBIST with a certain STC clock. Lower current consumption can be achieved by configuring a slower STC Clock frequency. The current peak duration can last for the duration of 1 LBIST test interval.

(6) PBIST currents specified are for execution of PBIST on all RAMs(Group 1- 14) and all the algrithms. Lower current consumption can be achieved by configuring a slower HCLK frequency. Different algorithms consume different current. For more information, please refer to Basic PBIST Configuration and influence on current consumption (SPNA128).

(7) For Flash banks/pumps in sleep mode.

(8) I/O pins configured as inputs or outputs with no load. All pulldown inputs ≤ 0.2 V. All pullup inputs ≥ V_{CCIO} - 0.2 V.

(9) This assumes reading from one bank while programming a different bank.

(10) For Flash banks/pumps in sleep mode.

(11) The maximum input capacitance C_1 of the FlexRay RX pin(s) is 10pF.

RUMENTS

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

7 Peripheral and Electrical Specifications

7.1 Clocks

7.1.1 PLL And Clock Specifications

Table 7-1. Timing Requirements For PLL Circuits Enabled Or Disabled

7.1.2 External Reference Resonator/Crystal Oscillator Clock Option

The oscillator is enabled by connecting the appropriate fundamental 5–20 MHz resonator/crystal and load capacitors across the external OSCIN and OSCOUT pins as shown in section (a) of the figure below. The oscillator is a single stage inverter held in bias by an integrated bias resistor. This resistor is disabled during leakage test measurement and HALT mode.

NOTE

TI strongly encourages each customer to submit samples of the device to the resonator/crystal vendors for validation. The vendors are equipped to determine what load capacitors will best tune their resonator/crystal to the microcontroller device for optimum start-up and operation over temperature/voltage extremes.

An external oscillator source can be used by connecting a 1.5V clock signal to the OSCIN pin and leaving the OSCOUT pin unconnected (open) as shown in section (b) of the figure below.

NOTE

In figure (a), The values of C1 and C2 should be provided by the resonator/crystal vendor.

In figure (b), Kelvin_GND should not be connected to any other GND.

7.1.3 Validated FMPLL Setting

The following table includes the validated FMPLL settings.

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

Table 7-2. Validated FMPLL Settings

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

7.1.4 LPO And Clock Detection

The LPOCLKDET module consists of a clock monitor (CLKDET) and 2 low power oscillators (LPO) - a low frequency (LF) and a high frequency (HF) oscillator. The CLKDET is a supervisor circuit for an externally supplied clock signal. In case the externally supplied clock frequency falls out of a frequency window, the clock detector flags this condition and switches to the HF LPO clock (limp mode). The OSCFAIL flag and clock switch-over remain, regardless of the behavior of the oscillator clock signal. The only way OSCFAIL can be cleared (and re-enable OSCIN as the clock source) is a power-on-reset.

Figure 7-2. LPO And Clock Detection

XAS

STRUMENTS

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

7.1.5 Switching Characteristics Over Recommended Operating Conditions For Clocks

Table 7-4. Switching Characteristics Over Recommended Operating Conditions For Clocks

(1) If the RTIx clock source is chosen to be anything other than the default VCLK, then the RTI clock needs to be at least three times slower than the VCLK.

(2) (ECLK) = f(VCLK) / N, where N = {1 to 65536}. N is the ECP prescale value defined by the ECPCNTL.[15:0] register bits in the System module. Pipeline mode enabled or disabled is determined by the FRDCNTL[2:0].

7.1.5.1 Timing - Wait States

Address Waitstates Data Waitstates RAM Address Waitstates Data Waitstates Flash 0MHz 0MHz 0MHz 0MHz f(HCLK) f(HCLK) f(HCLK) f(HCLK) 100MHz 36MHz 72MHz 108MHz 0 1 2 3 0 1 0 0 Figure 7-3. Wait States

NOTE

If FMzPLL frequency modulation is enabled, special care must be taken to ensure that the maximum system clock frequency f(HCLK) and peripheral clock frequency f(VCLK) are not exceeded. The speed of the device clocks may need be derated to accommodate the modulation depth when FMzPLL frequency modulation is enabled.

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

7.2 ECLK Specification

7.2.1 Switching Characteristics Over Recommended Operating Conditions For External Clocks

Table 7-5. Switching Characteristics Over Recommended Operating Conditions For External Clocks(1)(2)

(1) X = {1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16}. X is the VBUS interface clock divider ratio determined by the CLKCNTL.[19:16] bits in the SYS module.

(2) N = {1 to 65536}. N is the ECP prescale value defined by the ECPCNTL.[15:0] register bits in the System module.

Figure 7-4. ECLK Timing Diagram

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

7.3 RST And PORRST Timings

7.3.1 Timing Requirements For PORRST

Table 7-6. Timing Requirements For PORRST

(1) A low pulse on the nPORRST pin which is just barely longer than the glitch filter implemented on this pin will result in a very short internal reset. This may result in unpredictable behavior as some parts of the device may be reset while other parts of the device are not.

NOTE

There is no timing dependency between the ramp of the VCCIO and the VCC supply voltage; this is just an exemplary drawing. All requirements are to ensure PORRST is active when VCCIO or VCC is out of the normal operating range.

7.3.2 Switching Characteristics Over Recommended Operating Conditions For RST

Table 7-7. Switching Characteristics Over Recommended Operating Conditions For RST(1)

(1) Specified values do NOT include rise/fall times. For rise and fall timings, see the switching characteristics for output timings versus load capacitance table.

7.3.3 IO Status During PORRST

IO buffer condition during power-on-reset (nPORRST is low): All I/O pins, except nRST, are configured as High-impedance while nPORRST is low and immediately after nPORRST goes high. The FlexRay FRAYTX1 and FRAYTX2 pins are high impedance (high-Z) while nPORRST is low, and are output high at latest 1024 oscillator cycles after nPORRST goes high; the FlexRay FRAYTXEN1 and FRAYTXEN2 pins are high impedance (high-Z) while nPORRST is low, and output high immediately after nPORRST goes high.

IO pullup/pulldown condition during power-on-reset: all internal pullups and pulldowns on input pins are disabled when nPORRST is low, and become active immediately after nPORRST goes high. Pins that are listed with "programmable" have programmable pullups or pulldowns. The default value after reset is listed underneath "programmable" in the following table. The exceptions are nPORRST, nRST, nTRST and TEST pins. The pulls on these pins will be active during power-on-reset.

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

7.4 TEST Pin Timing

Table 7-8. TEST Pin Timing

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

7.5 DAP - JTAG Scan Interface Timing

7.5.1 JTAG clock specification 12-MHz and 50-pF load on TDO output

Table 7-9. JTAG Scan Interface Timing

|Note: The timings in this table are measured with a 50pF and 50µA load. And they are measured at the 50% point, not 20% or 80% point.

Figure 7-6. JTAG timing

7.6 Output Timings

7.6.1 Switching Characteristics For Output Timings Versus Load Capacitance (C^L **)**

Table 7-10. Switching Characteristics For Output Timings Versus Load Capacitance (CL)

Figure 7-7. CMOS-Level Outputs

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

XAS **STRUMENTS**

7.7 Input Timings

7.7.1 Timing Requirements For Input Timings

Table 7-11. Timing Requirements For Input Timings(1)

(1) $t_{\text{c(VCLK)}}$ = peripheral VBUS clock cycle time = 1 / $t_{\text{(VCLK)}}$
(2) The timing shown above is only valid for pin used in GIO mode

Figure 7-8. CMOS-Level Inputs

7.8 Flash Timings

Table 7-12. Timing Requirements For Program Flash

(1) This programming time includes overhead of state machine, but does not include data transfer time.

Flash write/erase cycles and data retention specifications are based on a validated implementation of the TI flash API. Non-TI flash API implementation is not supported. For detailed description see the F035 Flash Validation Procedure (SPNA127).

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

7.9 SPI Master Mode Timing Parameters

7.9.1 SPI Master Mode External Timing Parameters (CLOCK PHASE = 0, SPICLK = output, SPISIMO = output, and SPISOMI = input)

Table 7-13. SPI Master Mode External Timing Parameters(1)(2)(3)

(1) The MASTER bit (SPIGCR1.0) is set and the CLOCK PHASE bit (SPIFMTx.16) is set.

(2) $t_{c(VCLK)}$ = interface clock cycle time = 1 / f(VCLK)

(3) For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

(4) When the SPI is in Master mode, the following must be true: For PS values from 1 to 255: $t_{c(SPC)M}$ ≥ (PS +1) $t_{c(VCLK)}$ ≥ 50 ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits. For PS values of 0: $t_{c(SPC)M} = 2t_{c(VCLK)} \ge 50$ ns. The external load on the SPICLK pin must be less than 60pF.
(5) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).

(6) C2TDELAY and T2CDELAY are programmed in the SPIDELAY register

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

Figure 7-9. SPI Master Mode External Timing (CLOCK PHASE = 0)

Figure 7-10. SPI Master Mode Chip Select timing (CLOCK PHASE = 0)

XAS

STRUMENTS

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

7.9.2 SPI Master Mode External Timing Parameters (CLOCK PHASE = 1, SPICLK = output, SPISIMO = output, and SPISOMI = input)

Table 7-14. SPI Master Mode External Timing Parameters(1)(2)(3)

(1) The MASTER bit (SPIGCR1.0) is set and the CLOCK PHASE bit (SPIFMTx.16) is set.

(2) $t_{C(VCLK)}$ = interface clock cycle time = 1 / f(VCLK)

(3) For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

(4) When the SPI is in Master mode, the following must be true:

For PS values from 1 to 255: t_{c(SPC)M} ≥ (PS +1)t_{c(VCLK)} ≥ 50 ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits. For PS values of 0: $t_{c(SPC)M} = 2t_{c(VCLK)} \ge 50$ ns. The external load on the SPICLK pin must be less than 60pF.
(5) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).

(6) C2TDELAY and T2CDELAY are programmed in the SPIDELAY register

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

Figure 7-11. SPI Master Mode External Timing (CLOCK PHASE = 1)

Figure 7-12. SPI Master Mode Chip Select timing (CLOCK PHASE = 1)

EXAS

7.10 SPI Slave Mode Timing Parameters

7.10.1 SPI Slave Mode External Timing Parameters (CLOCK PHASE = 0, SPICLK = input, SPISIMO = input, and SPISOMI = output)

Table 7-15. SPI Slave Mode External Timing Parameters (1)(2)(3)

(1) The MASTER bit (SPIGCR1.0) is set and the CLOCK PHASE bit (SPIFMTx.16) is set.
(2) $t_{\text{c/VCLK}}$ = interface clock cycle time = 1 $/t_{\text{t/VCLK}}$

(2) $t_{c(VCLK)}$ = interface clock cycle time = 1 /f_(VCLK)

(3) For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

(4) When the SPI is in Slave mode, the following must be true:

 $t_{c(SPC)S}$ > 2 $t_{c(VCLK)}$ and $t_{c(SPC)S}$ >= 90 ns.

 $t_{\text{w(SPCH)S}}$ > $t_{\text{c(VCLK)}}$ and $t_{\text{w(SPCL)S}}$ > $t_{\text{c(VCLK)}}$.
(5) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

XAS

STRUMENTS

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

7.10.2 SPI Slave Mode External Timing Parameters (CLOCK PHASE = 1, SPICLK = input, SPISIMO = input, and SPISOMI = output)

Table 7-16. SPI Slave Mode External Timing Parameters(1)(2)(3)

(1) The MASTER bit (SPIGCR1.0) is set and the CLOCK PHASE bit (SPIFMTx.16) is set.

(2) $t_{c(VCLK)}$ = interface clock cycle time = 1 /f_(VCLK)

(3) For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

(4) When the SPI is in Slave mode, the following must be true:

 $t_{c(SPC)S}$ > 2 $t_{c(VCLK)}$ and $t_{c(SPC)S}$ > = 90 ns.

 $t_{\text{w(SPCH)S}}$ > $t_{\text{c(VCLK)}}$ and $t_{\text{w(SPCL)S}}$ > $t_{\text{c(VCLK)}}$.
(5) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

Figure 7-16. SPI Slave Mode Enable Timing (CLOCK PHASE = 1)

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

7.11 CAN Controller Mode Timings

7.11.1 Dynamic Characteristics For The CANnTX And CANnRX Pins

Table 7-17. Dynamic Characteristics For The CANnTX And CANnRX Pins

(1) These values do not include rise/fall times of the output buffer.

7.12 SCI/LIN Mode Timings

At 100MHz Peripheral Clock, 3.125 Mbits/s is the Max SCI Baud Rate achievable.

7.13 FlexRay Controller Mode Timings

7.13.1 Jitter Timing

Table 7-18. Jitter Timing

7.14 EMIF Timings

Table 7-19. EMIF Read/Write Mode Switching Characteristics(1)(2)

(1) RS = Read setup, RST = Read Strobe, RH = Read Hold, WS = Write Setup, WST = Write Strobe, WH = Write Hold, TA = Turn Around, SS= Strobe Select Mode

(2) $E = VCLK$ period in ns.

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

7.14.1 Read Timing (Asynchronous RAM)

Figure 7-17. Asynchronous Memory Read Timing for EMIF

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

7.15 ETM Timings

7.15.1 ETMTRACECLK Timing

Figure 7-19. ETMTRACECLK Timing

Table 7-20. ETMTRACECLK Timing

EXAS NSTRUMENTS

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

7.15.2 ETMDATA Timing

Figure 7-20. ETMDATA Timing

Table 7-21. ETMDATA Timing

Note: The timings in this table are measured with a 50pF and 50µA load. And they are measured at the 50% point, not 20% or 80% point. 'Typical' means 25°C and nominal voltage.

7.16 RTP Timings

7.16.1 RTPCLK Timing

Figure 7-21. RTPCLK Timing

Table 7-22. RTPCLK Timing

7.16.2 RTPDATA Timing

Table 7-23. RTPDATA Timing

Copyright © 2010–2011, Texas Instruments Incorporated Peripheral and Electrical Specifications 91

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

7.16.3 RTPENABLE Timing

Figure 7-23. RTPENABLE Timing

Table 7-24. RTPENABLE Timing

7.17 DMM Timings

7.17.1 DMMCLK Timing

Figure 7-24. DMMCLK Timing

Table 7-25. DMMCLK Timing

7.17.2 DMMDATA Timing

Table 7-26. DMMDATA Timing

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

7.17.3 DMMENA Timing

The above figure shows a case with 1 DMM packet per 2 DMMCLK cycles (Mode = Direct Data Mode, data width $= 8$, portwidth $= 4$) where none of the packets received by the DMM are sent out, leading to filling up of the internal buffers. The DMMENA signal is shown asserted, after the first two packets have been received and synchronized to the HCLK domain. Here, the DMM has the capacity to accept packets D4, D5, D6, D7. Packet D8 would result in an overflow. Once DMMENA is asserted, the DMM expects to stop receiving packets after 4 HCLK cycles; once DMMENA is de-asserted, the DMM can handle packets immediately (after 0 HCLK cycles).

7.18 MibADC

7.18.1 MibADC

The multibuffered A-to-D converter (MibADC) has a separate power bus for its analog circuitry that enhances the A-to-D performance by preventing digital switching noise on the logic circuitry which could be present on VSS and VCC from coupling into the A-to-D analog stage. All A-to-D specifications are given with respect to ADREFLO unless otherwise noted.

7.18.2 MibADC Recommended Operating Conditions

(1) For V_{CCAD} and V_{SSAD} recommended operating conditions, see the "device recommended operating conditions" table.
(2) Input currents into any ADC input channel outside the specified limits could affect conversion res

Input currents into any ADC input channel outside the specified limits could affect conversion results of other channels.

EXAS

NSTRUMENTS

7.18.3 Operating Characteristics Over Full Ranges Of Recommended Operating Conditions

Table 7-29. Operating Characteristics Over Full Ranges Of Recommended Operating Conditions(1)

(1) $1 \text{ LSB} = (AD_{REFHI} - AD_{REFLO})/2^{12}$ for the MibADC

(2) An periodic internal offset calibration is required to achieve the absolute accuracy. Please refer to the Analog To Digital Converter (ADC) Module chapter of the TMS570LS Series Microcontroller Technical Reference Manual (SPNU489) and Interfacing the Embedded 12-bit ADC (SPNA129) for more information.

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

NSTRUMENTS

Texas

7.18.4 MibADC Input Model

Figure 7-27. MibADC Input Equivalent Circuit

www.ti.com SPNS141F–AUGUST 2010–REVISED JULY 2011

7.18.5 MibADC Timings

Table 7-30. MibADC Timings

(1) This is the minimum sample/hold and conversion time that can be achieved. These parameters are dependent on many factors, e.g the prescale settings.

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

7.18.6 MibADC Nonlinearity Error

The differential nonlinearity error shown in the figure below (sometimes referred to as differential linearity) is the difference between an actual step width and the ideal value of 1 LSB.

Figure 7-28. Differential Nonlinearity (DNL)

The integral nonlinearity error shown in the figure below (sometimes referred to as linearity error) is the deviation of the values on the actual transfer function from a straight line.

Figure 7-29. Integral Nonlinearity (INL) Error

7.18.7 MibADC Total Error

The absolute accuracy or total error of an MibADC as shown in the figure below is the maximum value of the difference between an analog value and the ideal midstep value.

Figure 7-30. Absolute Accuracy (Total) Error

SPNS141F–AUGUST 2010–REVISED JULY 2011 **www.ti.com**

8 Revision History

This data sheet revision history highlights the technical changes made to the device or the datasheet.

9 Mechanical Packaging and Orderable Information

The following table(s) show the thermal resistance for the PBGA-ZWT and PQFP-PGE mechanical packages.

9.1 Thermal Data

9.1.1 PGE (S-PQFP-G144) plastic Quad Flat Pack

Table 9-1. PGE (S-PQFP-G144) Thermal Resistance Characteristics

9.1.2 ZWT (S-PBGA-N337) Plastic ball grid array

Table 9-2. ZWT (S-PBGA-N337) Thermal Resistance Characteristics

9.2 Packaging Information

The following packaging information and addendum reflect the most current data available for the designated device(s). The data is subject to change without notice and without revision of this document.

www.ti.com 7-Mar-2012

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

PACKAGE OPTION ADDENDUM

www.ti.com 7-Mar-2012

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZWT (S-PBGA-N337)

PLASTIC BALL GRID ARRAY

- This drawing is subject to change without notice. В.
- $C.$ This is a Pb-free solder ball design.
- D. Falls within JEDEC MO-275.

MECHANICAL DATA

MTQF017A – OCTOBER 1994 – REVISED DECEMBER 1996

PGE (S-PQFP-G144) PLASTIC QUAD FLATPACK

- NOTES: A. All linear dimensions are in millimeters.
	- B. This drawing is subject to change without notice.
	- C. Falls within JEDEC MS-026

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

TI E2E Community Home Page e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated