# **TMS320x2803x Piccolo Control Law Accelerator (CLA)**

# **Reference Guide**



Literature Number: SPRUGE6B May 2009–Revised May 2010







www.ti.com

## **List of Figures**



### **List of Tables**







<span id="page-5-0"></span>

The C28x Control Law Accelerator (CLA) is an independent, fully-programmable, 32-bit floating-point math processor that brings concurrent control-loop execution to the C28x family. The low interrupt-latency of the CLA allows it to read ADC samples "just-in-time." This significantly reduces the ADC sample to output delay to enable faster system response and higher MHz control loops. By using the CLA to service time-critical control loops, the main CPU is free to perform other system tasks such as communications and diagnostics. This document provides an overview of the architectural structure and instruction set of the C28x Control Law Accelerator.

The Control Law Accelerator module described in this reference guide is a Type 0 CLA. See the TMS320x28xx, 28xxx DSP Peripheral Reference Guide [\(SPRU566\)](http://www.ti.com/lit/pdf/spru566) for a list of all devices with a CLA module of the same type, to determine the differences between the types, and for a list of device-specific differences within a type. This document describes the architecture, pipeline, instruction set, and interrupts of the C28x Control Law Accelerator.

#### **About This Manual**

The TMS320C2000™ is part of the TMS320™ family.

#### **Notational Conventions**

This document uses the following conventions.

- Hexadecimal numbers are shown with the suffix h or with a leading 0x. For example, the following number is 40 hexadecimal (decimal 64): 40h or 0x40.
- Registers in this document are shown in figures and described in tables.
	- Each register figure shows a rectangle divided into fields that represent the fields of the register. Each field is labeled with its bit name, its beginning and ending bit numbers above, and its read/write properties below. A legend explains the notation used for the properties.
	- Reserved bits in a register figure designate a bit that is used for future device expansion.

#### **Related Documentation**

The following books describe the TMS320x28x and related support tools that are available on the TI website:

**[SPRS584](http://www.ti.com/lit/pdf/SPRS584) — TMS320F28032, TMS320F28033, TMS320F28034, TMS320F28035 Piccolo Microcontrollers Data Manual** contains the pinout, signal descriptions, as well as electrical and timing specifications for the 2803x devices.

**[SPRZ295](http://www.ti.com/lit/pdf/SPRZ295) — TMS320F28032, TMS320F28033, TMS320F28034, TMS320F28035 Piccolo MCU Silicon Errata** describes known advisories on silicon and provides workarounds.

#### **CPU User's Guides—**

**[SPRU430](http://www.ti.com/lit/pdf/SPRU430) — TMS320C28x CPU and Instruction Set Reference Guide** describes the central processing unit (CPU) and the assembly language instructions of the TMS320C28x fixed-point digital signal processors (DSPs). It also describes emulation features available on these DSPs.

#### **Peripheral Guides—**

**[SPRUGL8](http://www.ti.com/lit/pdf/SPRUGL8) — TMS320x2803x Piccolo System Control and Interrupts Reference Guide** describes the various interrupts and system control features of the 2803x microcontrollers (MCUs).

- **[SPRU566](http://www.ti.com/lit/pdf/SPRU566) — TMS320x28xx, 28xxx DSP Peripheral Reference Guide** describes the peripheral reference guides of the 28x digital signal processors (DSPs).
- **[SPRUGO0](http://www.ti.com/lit/pdf/SPRUGO0) — TMS320x2803x Piccolo Boot ROM Reference Guide** describes the purpose and features of the boot loader (factory-programmed boot-loading software) and provides examples of code. It also describes other contents of the device on-chip boot ROM and identifies where all of the information is located within that memory.
- **[SPRUGE6](http://www.ti.com/lit/pdf/SPRUGE6) — TMS320x2803x Piccolo Control Law Accelerator (CLA) Reference Guide** describes the operation of the Control Law Accelerator (CLA).
- **[SPRUGE2](http://www.ti.com/lit/pdf/SPRUGE2) — TMS320x2803x Piccolo Local Interconnect Network (LIN) Module Reference Guide** describes the operation of the Local Interconnect Network (LIN) Module.
- **[SPRUFK8](http://www.ti.com/lit/pdf/SPRUFK8) — TMS320x2803x Piccolo Enhanced Quadrature Encoder Pulse (eQEP) Reference Guide** describes the operation of the Enhanced Quadrature Encoder Pulse (eQEP) .
- **[SPRUGL7](http://www.ti.com/lit/pdf/SPRUGL7) — TMS320x2803x Piccolo Enhanced Controller Area Network (eCAN) Reference Guide** describes the operation of the Enhanced Controller Area Network (eCAN).
- **[SPRUGE5](http://www.ti.com/lit/pdf/SPRUGE5) — TMS320x2802x, 2803x Piccolo Analog-to-Digital Converter (ADC) and Comparator Reference Guide** describes how to configure and use the on-chip ADC module, which is a 12-bit pipelined ADC.
- **[SPRUGE9](http://www.ti.com/lit/pdf/SPRUGE9) — TMS320x2802x, 2803x Piccolo Enhanced Pulse Width Modulator (ePWM) Module Reference Guide** describes the main areas of the enhanced pulse width modulator that include digital motor control, switch mode power supply control, UPS (uninterruptible power supplies), and other forms of power conversion.
- **[SPRUGE8](http://www.ti.com/lit/pdf/SPRUGE8) — TMS320x2802x, 2803x Piccolo High-Resolution Pulse Width Modulator (HRPWM)** describes the operation of the high-resolution extension to the pulse width modulator (HRPWM).
- **[SPRUGH1](http://www.ti.com/lit/pdf/SPRUGH1) — TMS320x2802x, 2803x Piccolo Serial Communications Interface (SCI) Reference Guide** describes how to use the SCI.
- **[SPRUFZ8](http://www.ti.com/lit/pdf/SPRUFZ8) — TMS320x2802x, 2803x Piccolo Enhanced Capture (eCAP) Module Reference Guide** describes the enhanced capture module. It includes the module description and registers.
- **[SPRUG71](http://www.ti.com/lit/pdf/SPRUG71) — TMS320x2802x, 2803x Piccolo Serial Peripheral Interface (SPI) Reference Guide** describes the SPI - a high-speed synchronous serial input/output (I/O) port - that allows a serial bit stream of programmed length (one to sixteen bits) to be shifted into and out of the device at a programmed bit-transfer rate.
- **[SPRUFZ9](http://www.ti.com/lit/pdf/SPRUFZ9) — TMS320x2802x, 2803x Piccolo Inter-Integrated Circuit (I2C) Reference Guide** describes the features and operation of the inter-integrated circuit (I2C) module.

#### **Tools Guides—**

- **[SPRU513](http://www.ti.com/lit/pdf/SPRU513) — TMS320C28x Assembly Language Tools v5.0.0 User's Guide** describes the assembly language tools (assembler and other tools used to develop assembly language code), assembler directives, macros, common object file format, and symbolic debugging directives for the TMS320C28x device.
- **[SPRU514](http://www.ti.com/lit/pdf/SPRU514) — TMS320C28x Optimizing C/C++ Compiler v5.0.0 User's Guide** describes the TMS320C28x™ C/C++ compiler. This compiler accepts ANSI standard C/C++ source code and produces TMS320 DSP assembly language source code for the TMS320C28x device.
- **[SPRU608](http://www.ti.com/lit/pdf/SPRU608) — TMS320C28x Instruction Set Simulator Technical Overview** describes the simulator, available within the Code Composer Studio for TMS320C2000 IDE, that simulates the instruction set of the C28x<sup>™</sup> core.

TMS320C28x, C28x are trademarks of Texas Instruments.



# **TMS320x2803x Piccolo Control Law Accelerator (CLA)**

The C28x Control Law Accelerator (CLA) is an independent, fully-programmable, 32-bit floating-point math processor that brings concurrent control-loop exceuction to the C28x family. The low interrupt-latency of the CLA allows it to read ADC samples "just-in-time". This significantly reduces the ADC sample to output delay to enable faster system response and higher MHz control loops. By using the CLA to service time-critical control loops, the main CPU is free to perform other system tasks such as communications and diagnostics. This chapter provides an overview of the arcitectural structure and components of the C28x Control Law Accelerator.

#### <span id="page-7-0"></span>**1 Control Law Accelerator (CLA) Overview**

The control law accelerator extends the capabilities of the C28x CPU by adding parallel processing. Time-critical control loops serviced by the CLA can achieve low ADC sample to output delay. Thus, the CLA enables faster system response and higher frequency control loops. Utilizing the CLA for time-critical tasks frees up the main CPU to perform other system and communication functions concurently. The following is a list of major features of the CLA.

- Clocked at the same rate as the main CPU (SYSCLKOUT).
- An independent architecture allowing CLA algorithm execution independent of the main C28x CPU.
	- Complete bus architecture:
		- Program address bus and program data bus
		- Data address bus, data read bus and data write bus
	- Independent eight stage pipeline.
	- 12-bit program counter (MPC)
	- Four 32-bit result registers (MR0-MR3)
	- Two 16-bit auxiliary registers (MAR0, MAR1)
	- Status register (MSTF)
- Instruction set includes:
	- IEEE single-precision (32-bit) floating point math operations
	- Floating-point math with parallel load or store
	- Floating-point multiply with parallel add or subtract
	- 1/X and 1/sqrt(X) estimations
	- Data type conversions.
	- Conditional branch and call
	- Data load/store operations
- The CLA program code can consist of up to eight tasks or interrupt service routines.
	- The start address of each task is specified by the MVECT registers.
	- No limit on task size as long as the tasks fit within the CLA program memory space.
	- One task is serviced at a time through to completion. There is no nesting of tasks.
	- Upon task completion a task-specific interrupt is flagged within the PIE.
	- When a task finishes the next highest-priority pending task is automatically started.
- Task trigger mechanisms:
	- C28x CPU via the IACK instruction
	- Task1 to Task7: the corresponding ADC or ePWM module interrupt. For example:
		- Task1: ADCINT1 or EPWM1\_INT



- Task2: ADCINT2 or EPWM2\_INT
- Task7: ADCINT7 or EPWM7\_INT
- Task8: ADCINT8 or by CPU Timer 0.
- Memory and Shared Peripherals:
	- Two dedicated message RAMs for communication between the CLA and the main CPU.
	- The C28x CPU can map CLA program and data memory to the main CPU space or CLA space.
	- The CLA has direct access to the ePWM+HRPWM, Comparator and ADC Result registers.

<span id="page-8-0"></span>



#### <span id="page-9-0"></span>**2 CLA Interface**

This chapter describes how the C28x main CPU can interface to the CLA and vice versa.

#### <span id="page-9-1"></span>**2.1 CLA Memory**

The CLA can access three types of memory: program, data and message RAMs. The behavior and arbitration for each type of memory is described in detail in [Appendix](#page-150-2) A.

#### • **CLA Program Memory**

At reset memory designated for CLA program is mapped to the main CPU memory and is treated like any other memory block. While mapped to CPU space, the main CPU can copy the CLA program code into the memory block. During debug the block can also be loaded directly by Code Composer Studio. Once the memory is initialized with CLA code, the main CPU maps it to the CLA program space by writing a 1 to the MMEMCFG[PROGE] bit. When mapped to the CLA program space, the block can only be accessed by the CLA for fetching opcodes. The main CPU can only perform debugger accesses when the CLA is either halted or idle. If the CLA is executing code, then all debugger accesses are blocked and the memory reads back all 0x0000.

CLA program memory is protected by the code security module. All CLA program fetches are performed as 32-bit read operations and all opcodes must be aligned to an even address. Since all CLA opcodes are 32-bits, this alignment naturally occurs.

#### • **CLA Data Memory**

There are two CLA data memory blocks on the device. At reset, both blocks are mapped to the main CPU memory space and treated by the CPU like any other memory block. While mapped to CPU space, the main CPU can initialize the memory with data tables and coefficients for the CLA to use. Once the memory is initialized with CLA data the main CPU maps it to the CLA space. Each block can be individually mapped via the MMEMCFG[RAM0E] and MMEMCFG[RAM1E] bits. When mapped to the CLA data space, the memory can be accessed only by the CLA for data operations. The main CPU can only perform debugger accesses in this mode.

Both CLA data RAMs are protected by the code security module and emulation code security logic.

#### • **CLA Shared Message RAMs**

There are two small memory blocks for data sharing and communication between the CLA and the main CPU. The message RAMs are always mapped to both CPU and CLA memory spaces and are protected by the code security module. The message RAMs allow data accesses only; no program fetches can be performed.

#### – **CLA to CPU Message RAM**

The CLA can use this block to pass data to the main CPU. This block is both readable and writable by the CLA. This block is also readable by the main CPU but writes by the main CPU are ignored.

#### – **CPU to CLA Message RAM**

The main CPU can use this block to pass data and messages to the CLA. This message RAM is both readable and writable by the main CPU. The CLA can perform reads but writes by the CLA are ignored.

#### <span id="page-9-2"></span>**2.2 CLA Memory Bus**

The CLA has dedicated bus architecture similar to that of the C28x CPU where there is a program read, data read and data write bus. Thus there can be simultaneous instruction fetch, data read and data write in a single cycle. Like the C28x CPU, the CLA expects memory logic to align any 32-bit read or write to an even address. If the address-generation logic generates an odd address, the CLA will begin reading or writing at the previous even address. This alignment does not affect the address values generated by the address-generation logic.

#### • **CLA Program Bus**

The CLA program bus has a access range of 2048 32-bit instructions. Since all CLA instructions are 32-bits, this bus always fetches 32-bits at a time and the opcodes must be even word aligned. The amount of program space available for the CLA is device dependent as described in the device-specific data manual.

#### • **CLA Data Read Bus**

The CLA data read bus has a 64K x 16 address range. The bus can perform 16 or 32-bit reads and



will automatically stall if there are memory access conflicts. The data read bus has access to both the message RAMs, CLA data memory and the ePWM, HRPWM, Comparator and ADC result registers.

#### • **CLA Data Write Bus**

The CLA data write bus has a 64K x 16 address range. This bus can perform 16 or 32-bit writes. The bus will automatically stall if there are memory access conflicts. The data write bus has access to the CLA to CPU message RAM, CLA data memory and the ePWM, HRPWM, and Comparator registers.

#### <span id="page-10-0"></span>**2.3 Shared Peripherals and EALLOW Protection**

The ePWM, HRPWM, Comparator, and ADC result registers can be accessed by both the CLA and the main CPU. [Appendix](#page-150-2) A describes in detail the CLA and CPU arbitration when both access these registers.

Several peripheral control registers are protected from spurious 28x CPU writes by the EALLOW protection mechanism. These same registers are also protected from spurious CLA writes. The EALLOW bit in the main CPU status register 1 (ST1) indicates the state of protection for the main CPU. Likewise the MEALLOW bit in the CLA status register (MSTF) indicates the state of write protection for the CLA. The MEALLOW CLA instruction enables write access by the CLA to EALLOW protected registers. Likewise the MEDIS CLA instruction will disable write access. This way the CLA can enable/disable write access independent of the main CPU.

The 2803x ADC offers the option to generate an early interrupt pulse when the ADC begins conversion. If this option is used to start a ADC triggered CLA task then the 8th instruction can read the result as soon as the conversion completes. The CLA pipeline activity for this scenario is shown in [Section](#page-31-0) 5.



#### <span id="page-11-0"></span>**2.4 CLA Tasks and Interrupt Vectors**

The CLA program code is divided up into tasks or interrupt service routines. Tasks do not have a fixed starting location or length. The CLA program memory can be divided up as desired. The CLA knows where a task begins by the content of the associated interrupt vector (MVECT1 to MVECT8) and the end is indicated by the MSTOP instruction.

The CLA supports 8 tasks. Task 1 has the highest priority and task 8 has the lowest priority. A task can be requested by a peripheral interrupt or by software:

#### • **Peripheral interrupt trigger**

Each task has specific interrupt sources that can trigger it. Configure the MPISRCSEL1 register to select from the potential sources. For example, task 1 (MVECT1) can be triggered by ADCINT1 or EPWM1\_INT as specified in MPISRCSEL1[PERINT1SEL]. You can not, however, trigger task 1 directly using EPWM2\_INT. If you need to trigger a task using EPWM2\_INT then the best solution is to use task 2 (MVECT2). Another possible solution is to take EPWM2\_INT with the main CPU and trigger a task with software.

To disable the peripheral from sending an interrupt request to the CLA set the PERINT1SEL option to no interrupt.

#### • **Software trigger**

Tasks can also be started by the main CPU software writing to the MIFRC register or by the IACK instruction. Using the IACK instruction is more efficient because it does not require you to issue an EALLOW to set MIFR bits. Set the MCTL[IACKE] bit to enable the IACK feature. Each bit in the operand of the IACK instruction corresponds to a task. For example IACK #0x0001 will set bit 0 in the MIFR register to start task 1. Likewise IACK #0x0003 will set bits 0 and 1 in the MIFR register to start task 1 and task 2.

The CLA has its own fetch mechanism and can run and execute a task independent of the main CPU. Only one task is serviced at a time; there is no nesting of tasks. The task currently running is indicated in the MIRUN register. Interrupts that have been received but not yet serviced are indicated in the flag register (MIFR). If an interrupt request from a peripheral is received and that same task is already flagged, then the overflow flag bit is set. Overflow flags will remain set until they are cleared by the main CPU.

If the CLA is idle (no task is currently running) then the highest priority interrupt request that is both flagged (MIFR) and enabled (MIER) will start. The flow is as follows

- 1. The associated RUN register bit is set (MIRUN) and the flag bit (MIFR) is cleared.
- 2. The CLA begins execution at the location indicated by the associated interrupt vector (MVECTx). MVECT is an offset from the first program memory location.
- 3. The CLA executes instructions until the MSTOP instruction is found. This indicates the end of the task.
- 4. The MIRUN bit is cleared.
- 5. The task-specific interrupt to the PIE is issued. This informs the main CPU that the task has completed.
- 6. The CLA returns to idle.

Once a task completes the next highest-priority pending task is automatically serviced and this sequence repeats.



### <span id="page-12-0"></span>**3 CLA Configuration and Debug**

This section discusses the steps necessary to configure and debug the CLA.

### <span id="page-12-1"></span>**3.1 Building a CLA Application**

The Control Law Accelerator is programmed in CLA assembly code using the instructions described in [Section](#page-36-0) 6. CLA assembly code can, and should, reside in the same project with C28x code. The only restriction is the CLA code must be in its own assembly section. This can be easily done using the .sect assembly directive. This does not prevent CLA and C28x code from being linked into the same memory region in the linker command file.

System and CLA initialization are performed by the main CPU. This would typically be done in C or C++ but can also include C28x assembly code. The main CPU will also copy the CLA code to the program memory and, if needed, initialize the CLA data RAM(s). Once system initialization is complete and the application begins, the CLA will service its interrupts using the CLA assembly code (or tasks). Concurrently the main CPU can perform other tasks.

The C2000 codegen tools V5.2.x and higher support CLA instructions when the following switch is set: -  $cla$ \_support =  $cla0$ .

#### <span id="page-12-2"></span>**3.2 Typical CLA Initialization Sequence**

A typical CLA initialization sequence is performed by the main CPU as described in this section.

#### 1. **Copy CLA code into the CLA program RAM**

The source for the CLA code can initially reside in the flash or a data stream from a communications peripheral or anywhere the main CPU can access it. The debugger can also be used to load code directly to the CLA program RAM during development.

#### 2. **Initialize CLA data RAM if necessary**

Populate the CLA data RAM with any required data coefficients or constants.

#### 3. **Configure the CLA registers**

Configure the CLA registers, but keep interrupts disabled until later (leave MIER  $== 0$ ):

• **Enable the CLA clock in the PCLKCR3 register.**

PCLKCR3 register is defined in the device-specific system control and interrupts reference guide.

• **Populate the CLA task interrupt vectors: MVECT1 to MVECT8.**

Each vector needs to be initialized with the start address of the task to be executed when the CLA receives the associated interrupt. This address is an offset from the first address in CLA program memory. For example, 0x0000 corresponds to the first CLA program memory address.

#### • **Select the task interrupt sources**

For each task select the interrupt source in the PERINT1SEL register. If a task is going to be generated by software, select no interrupt.

#### • **Enable IACK to start a task from software if desired**

To enable the IACK instruction to start a task set the MCTL[IACKE] bit. Using the IACK instruction avoids having to set and clear the EALLOW bit.

#### • **Map CLA data RAM(s) to CLA space if necessary**

Map either or both of the data RAMs to the CLA space by writing a 1 to the MMEMCFG[RAM0E] and MMEMCFG[RAM1E] bits. After the memory is mapped to CLA space the main CPU cannot access it. Allow two SYSCLKOUT cycles between changing the map configuration of this memory and accessing it.

#### • **Map CLA program RAM to CLA space**

Map the CLA program RAM to CLA space by setting the MMEMCFG[PROGE] bit. After the memory is remapped to CLA space the main CPU will only be able to make debug accesses to the memory block. Allow two SYSCLKOUT cycles between changing the map configuration of these memories and accessing them.

#### 4. **Initialize the PIE vector table and registers**

When a CLA task completes the associated interrupt in the PIE will be flagged. The CLA overflow and underflow flags also have associated interrupts within the PIE.

#### 5. **Enable CLA tasks/interrupts**

Set appropriate bits in the interrupt enable register (MIER) to allow the CLA to service interrupts.

#### 6. **Initialize other peripherals**

Initialize any peripherals (ePWM, ADC etc.) that will generate an interrupt to the CLA and be serviced by a CLA task.

The CLA is now ready to service interrupts and the message RAMs can be used to pass data between the CPU and the CLA. Typically mapping of the CLA program and data RAMs occurs only during the initialization process. If after some time the you want to re-map these memories back to CPU space then disable interrupts and make sure all tasks have completed by checking the MIRUN register. Always allow two SYSCLKOUT cycles when changing the map configuration of these memories and accessing them.





### <span id="page-14-0"></span>**3.3 Debugging CLA Code**

Debugging the CLA code is a simple process that occurs independently of the main CPU.

#### 1. **Insert a breakpoint in CLA code**

Insert a CLA breakpoint (MDEBUGSTOP instruction) into the code where you want the CLA to halt, then rebuild and reload the code. Because the CLA does not flush its pipeline when you single-step, the MDEBUGSTOP instruction must be inserted as part of the code. The debugger cannot insert it as needed.

If CLA breakpoints are not enabled, then the MDEBUGSTOP will be ignored and is treated as a MNOP. The MDEBUGSTOP instruction can be placed anywhere in the CLA code as long as it is not within three instructions of a MBCNDD, MCCNDD, or MRCNDD instruction.

#### 2. **Enable CLA breakpoints**

First, enable the CLA breakpoints in the debugger. In Code Composer Studio V3.3, this is done by connecting the CLA debug window (debug->connect). Breakpoints are disabled when this window is disconnected.

#### 3. **Start the task**

There are three ways to start the task:

- The peripheral can assert an interrupt
- The main CPU can execute an IACK instruction, or
- You can manually write to the MIFRC register in the debugger window

When the task starts, the CLA will execute instructions until the MDEBUGSTOP is in the D2 phase of the pipeline. At this point, the CLA will halt and the pipeline will be frozen. The MPC register will reflect the address of the MDEBUGSTOP instruction.

#### 4. **Single-step the CLA code**

Once halted, you can single-step the CLA code one cycle at a time. The behavior of a CLA single-step is different than the main C28x. When issuing a CLA single-step, the pipeline is clocked only one cycle and then again frozen. On the 28x CPU, the pipeline is flushed for each single-step.

You can also run to the next MDEBUGSTOP or to the end of the task. If another task is pending, it will automatically start when you run to the end of the task.

#### **NOTE:** When CLA program memory is mapped to the CLA memory space, a CLA fetch has higher priority than CPU debug reads. For this reason, it is possible for the CLA to permanently block CPU debug accesses if the CLA is executing in a loop. This might occur when initially developing CLA code due to a bug that causes an infinite loop. To avoid locking up the main CPU, the program memory will return all 0x0000 for CPU debug reads when the CLA is running. When the CLA is halted or idle then normal CPU debug read and write access to CLA program memory can be performed.

If the CLA gets caught in a infinite loop, you can use a soft or hard reset to exit the condition. A debugger reset will also exit the condition.

There are special cases that can occur when single-stepping a task such that the program counter, MPC, reaches the MSTOP instruction at the end of the task.

#### • **MPC halts at or after the MSTOP with a task already pending**

If you are single-stepping or halted in "task A" and "task B" comes in before the MPC reaches the MSTOP, then "task B" will start if you continue to step through the MSTOP instruction. Basically if "task B" is pending before the MPC reaches MSTOP in "task A" then there is no issue in "task B" starting and no special action is required.

#### • **MPC halts at or after the MSTOP with no task pending**

In this case you have single-stepped or halted in "task A" and the MPC has reached the MSTOP with no tasks pending. If "task B" comes in at this point, it will be flagged in the MIFR register but it may or may not start if you continue to single-step through the MSTOP instruction of "task A." It depends on exactly when the new task comes in. To reliably start "task B" perform a soft reset and reconfigure the MIER bits. Once this is done, you can start single-stepping "task B."

This case can be handled slightly differently if there is control over when "task B" comes in (for example using the IACK instruction to start the task). In this case you have single-stepped or halted



#### CLA Configuration and Debug www.ti.com

in "task A" and the MPC has reached the MSTOP with no tasks pending. Before forcing "task B," run free to force the CLA out of the debug state. Once this is done you can force "task B" and continue debugging.

#### 5. **If desired, disable CLA breakpoints**

In CCS V3.3 you can disable the CLA breakpoints by disconnecting the CLA debug window. Make sure to first issue a run or reset; otherwise, the CLA will be halted and no other tasks will start.

#### <span id="page-15-0"></span>**3.4 CLA Illegal Opcode Behavior**

If the CLA fetches an opcode that does not correspond to a legal instruction, it will behave as follows:

- The CLA will halt with the illegal opcode in the D2 phase of the pipeline as if it were a breakpoint. This will occur whether CLA breakpoints are enabled or not.
- The CLA will issue the task-specific interrupt to the PIE.
- The MIRUN bit for the task will remain set.

Further single-stepping ignored once execution halts due to an illegal op-code. To exit this situation, issue either a soft or hard reset of the CLA as described in [Section](#page-15-1) 3.5.

#### <span id="page-15-1"></span>**3.5 Resetting the CLA**

There may be times when you need to reset the CLA. For example, during code debug the CLA may enter an infinite loop due to a code bug. The CLA has two types of resets: hard and soft. Both of these resets can be performed by the debugger or by the main CPU.

#### • **Hard Reset**

Writing a 1 to the MCTL[HARDRESET] bit will perform a hard reset of the CLA. The behavior of a hard reset is the same as a system reset (via XRS or the debugger). In this case all CLA configuration and execution registers will be set to their default state and CLA execution will halt.

#### • **Soft Reset**

Writing a 1 to the MCTL[SOFTRESET] bit performs a soft reset of the CLA. If a task is executing it will halt and the associated MIRUN bit will be cleared. All bits within the interrupt enable (MIER) register will also be cleared so that no new tasks start.

www.ti.com Register Set

#### <span id="page-16-0"></span>**4 Register Set**

The CLA register set is independant from that of the main CPU. This chapter describes the CLA register set.

#### <span id="page-16-2"></span><span id="page-16-1"></span>**4.1 Register Memory Mapping**

The table below describes the CLA module control and status register set.

		<b>Size</b>		<b>CSM</b>	
Name	<b>Offset</b>	(x16)	<b>EALLOW</b>	<b>Protected</b>	<b>Description</b>
					<b>Task Interrupt Vectors</b>
MVECT1	0x0000	1	Yes	Yes	Task 1 Interrupt Vector
MVECT2	0x0001	1	Yes	Yes	Task 2 Interrupt Vector
MVECT3	0x0002	1	Yes	Yes	Task 3 Interrupt Vector
MVECT4	0x0003	1	Yes	Yes	Task 4 Interrupt Vector
MVECT5	0x0004	1	Yes	Yes	Task 5 Interrupt Vector
MVECT6	0x0005	1	Yes	Yes	Task 6 Interrupt Vector
MVECT7	0x0006	1	Yes	Yes	Task 7 Interrupt Vector
MVECT8	0x0007	1	Yes	Yes	Task 8 Interrupt Vector
					<b>Configuration Registers</b>
<b>MCTL</b>	0x0010	1	Yes	Yes	<b>Control Register</b>
<b>MMEMCFG</b>	0x0011	1	Yes	Yes	<b>Memory Configuration Register</b>
MPISRCSEL1	0x0014	2	Yes	Yes	Peripheral Interrupt Source Select 1 Register
<b>MIFR</b>	0x0020	1	Yes	Yes	Interrupt Flag Register
<b>MIOVF</b>	0x0021	1	Yes	Yes	Interrupt Overflow Flag Register
<b>MIFRC</b>	0x0022	1	Yes	Yes	Interrupt Force Register
<b>MICLR</b>	0x0023	1	Yes	Yes	Interrupt Flag Clear Register
<b>MICLROVF</b>	0x0024	1	Yes	Yes	Interrupt Overflow Flag Clear Register
<b>MIER</b>	0x0025	1	Yes	Yes	Interrupt Enable Register
<b>MIRUN</b>	0x0026	1	Yes	Yes	Interrupt Run Status Register
					<b>Execution Registers (1)</b>
<b>MPC</b>	0x0028	1		Yes	CLA Program Counter
MAR <sub>0</sub>	0x0029	1		Yes	<b>CLA Auxiliary Register 0</b>
MAR <sub>1</sub>	0x002A	1		Yes	<b>CLA Auxiliary Register 1</b>
<b>MSTF</b>	0x002E	2		Yes	<b>CLA Floating-Point Status Register</b>
MR <sub>0</sub>	0x0030	2		Yes	CLA Floating-Point Result Register 0
MR <sub>1</sub>	0x0034	2		Yes	<b>CLA Floating-Point Result Register 1</b>
MR <sub>2</sub>	0x0038	2		Yes	CLA Floating-Point Result Register 2
MR3	0x003C	2	٠	Yes	<b>CLA Floating-Point Result Register 3</b>

**Table 1. CLA Module Control and Status Register Set**

(1) The main C28x CPU only has read access to the CLA execution registers for debug purposes. The main CPU cannot perform CPU or debugger writes to these registers.



#### <span id="page-17-0"></span>**4.2 Task Interrupt Vector Registers**

Each CLA interrupt has its own interrupt vector (MVECT1 to MVECT8). This interrupt vector points to the first instruction of the associated task. When a task begins, the CLA will start fetching instructions at the location indicated by the appropriate MVECT register .

#### <span id="page-17-5"></span>**4.2.1 Task Interrupt Vector (MVECT1/2/3/4/5/6/7/8) Register**

The task interrupt vector registers (MVECT1/2/3/4/5/6/7/8) are is shown in [Section](#page-17-5) 4.2.1 and described in [Figure](#page-17-2) 2.

#### **Figure 2. Task Interrupt Vector (MVECT1/2/3/4/5/6/7/8) Register**

<span id="page-17-2"></span>

<span id="page-17-4"></span>LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 2. Task Interrupt Vector (MVECT1/2/3/4/5/6/7/8) Field Descriptions**



(1) These registers are protected by EALLOW and the code security module.

#### <span id="page-17-1"></span>**4.3 Configuration Registers**

The configuration registers are described here.

#### **4.3.1 Control Register (MCTL)**

The configuration control register (MCTL) is shown in [Figure](#page-17-3) 3 and described in [Table](#page-18-0) 3.

#### **Figure 3. Control Register (MCTL)**

<span id="page-17-3"></span>

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset



<span id="page-18-0"></span>



**Table 3. Control Register (MCTL) Field Descriptions**



#### **4.3.2 Memory Configuration Register (MMEMCFG)**

The MMEMCFG register is used to map the CLA program and data RAMs to either the CPU or the CLA memory space. Typically mapping of the CLA program and data RAMs occurs only during the initialization process. If after some time the you want to re-map these memories back to CPU space then disable interrupts (MIER) and make sure all tasks have completed by checking the MIRUN register. Allow two SYSCLKOUT cycles between changing the map configuration of these memories and accessing them. Refer to [Section](#page-152-0) A.1.3 for CLA and CPU access arbitration details.

#### **Figure 4. Memory Configuration Register (MMEMCFG)**

<span id="page-19-0"></span>

<span id="page-19-1"></span>LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 4. Memory Configuration Register (MMEMCFG) Field Descriptions**



(1) This register is protected by EALLOW and the code security module.

#### **4.3.3 CLA Peripheral Interrupt Source Select 1 Register (MPISRCSEL1)**

Each task has specific peripherals that can start it. For example, Task2 can be started by ADCINT2 or EPWM2\_INT. To configure which of the possible peripherals will start a task configure the MPISRCSEL1 register shown in [Figure](#page-20-0) 5. Choosing the option "no interrupt source" means that only the main CPU software will be able to start the given task.



www.ti.com Register Set

<span id="page-20-0"></span>

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only;  $-n = value$  after reset

#### **Table 5. Peripheral Interrupt Source Select 1 (MPISRCSEL1) Register Field Descriptions**

<span id="page-20-1"></span>

(1) All values not shown are reserved.

#### **4.3.4 Interrupt Enable Register (MIER)**

Setting the bits in the interrupt enable register (MIER) allow an incoming interrupt or main CPU software to start the corresponding CLA task. Writing a 0 will block the task, but the interrupt request will still be latched in the flag register (MIFLG). Setting the MIER register bit to 0 while the corresponding task is executing will have no effect on the task. The task will continue to run until it hits the MSTOP instruction.

When a soft reset is issued, the MIER bits are cleared. There should always be at least a 1 SYSCLKOUT delay between issuing the soft reset and reconfiguring the MIER bits.

#### **Figure 6. Interrupt Enable Register (MIER)**

<span id="page-21-0"></span>

<span id="page-21-1"></span>LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset



#### **Table 6. Interrupt Enable Register (MIER) Field Descriptions**

#### www.ti.com Register Set

#### **4.3.5 Interrupt Flag Register (MIFR)**

Each bit in the interrupt flag register corresponds to a CLA task. The corresponding bit is automatically set when the task request is received from the peripheral interrupt. The bit can also be set by the main CPU writing to the MIFRC register or using the IACK instruction to start the task. To use the IACK instruction to begin a task first enable this feature in the MCTL register. If the bit is already set when a new peripheral interrupt is received, then the corresponding overflow bit will be set in the MIOVF register.

The corresponding MIFR bit is automatically cleared when the task begins execution. This will occur if the interrupt is enabled in the MIER register and no other higher priority task is pending. The bits can also be cleared manually by writing to the MICLR register. Writes to the MIFR register are ignored.

<span id="page-22-0"></span>

**Figure 7. Interrupt Flag Register (MIFR)**

<span id="page-22-1"></span>LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset



#### **Table 7. Interrupt Flag Register (MIFR) Field Descriptions**

#### **4.3.6 Interrupt Overflow Flag Register (MIOVF)**

Each bit in the overflow flag register corresponds to a CLA task. The bit is set when an interrupt overflow event has occurred for the specific task. An overflow event occurs when the MIFR register bit is already set when a new interrupt is received from a peripheral source. The MIOVF bits are only affected by peripheral interrupt events. They do not respond to a task request by the main CPU IACK instruction or by directly setting MIFR bits. The overflow flag will remain latched and can only be cleared by writing to the overflow flag clear (MICLROVF) register. Writes to the MIOVF register are ignored.

<span id="page-23-0"></span>

#### **Figure 8. Interrupt Overflow Flag Register (MIOVF)**

<span id="page-23-1"></span>LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 8. Interrupt Overflow Flag Register (MIOVF) Field Descriptions**



#### **4.3.7 Interrupt Run Status Register (MIRUN)**

The interrupt run status register (MIRUN) indicates which task is currently executing. Only one MIRUN bit will ever be set to a 1 at any given time. The bit is automatically cleared when the task competes and the respective interrupt is fed to the peripheral interrupt expansion (PIE) block of the device. This lets the main CPU know when a task has completed. The main CPU can stop a currently running task by writing to the MCTL[SOFTRESET] bit. This will clear the MIRUN flag and stop the task. In this case no interrupt will be generated to the PIE.



<span id="page-24-0"></span>

<span id="page-24-1"></span>LEGEND:  $R/W = Read/W$ rite;  $R = Read$  only; -n = value after reset

#### **Table 9. Interrupt Run Status Register (MIRUN) Field Descriptions**



 $\sqrt{2}$ 

#### **4.3.8 Interrupt Force Register (MIFRC)**

The interrupt force register can be used by the main CPU to start tasks through software. Writing a 1 to a MIFRC bit will set the corresponding bit in the MIFR register. Writes of 0 are ignored and reads always return 0. The IACK #16bit operation can also be used to start tasks and has the same effect as the MIFRC register. To enable IACK to set MIFR bits you must first set the MCTL[IACKE] bit. Using IACK has the advantage of not having to first set the EALLOW bit. This allows the main CPU to efficiently trigger CLA tasks through software.

**Figure 10. Interrupt Force Register (MIFRC)**

<span id="page-25-0"></span>

<span id="page-25-1"></span>LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 10. Interrupt Force Register (MIFRC) Field Descriptions**



#### **4.3.9 Interrupt Flag Clear Register (MICLR)**

Normally bits in the MIFR register are automatically cleared when a task begins. The interrupt flag clear register can be used to instead manually clear bits in the interrupt flag (MIFR) register. Writing a 1 to a MICLR bit will clear the corresponding bit in the MIFR register. Writes of 0 are ignored and reads always return 0.

<span id="page-26-0"></span>

#### **Figure 11. Interrupt Flag Clear Register (MICLR)**

<span id="page-26-1"></span>LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 11. Interrupt Flag Clear Register (MICLR) Field Descriptions**





#### **4.3.10 Interrupt Overflow Flag Clear Register (MICLROVF)**

Overflow flag bits in the MIOVF register are latched until manually cleared using the MICLROVF register. Writing a 1 to a MICLROVF bit will clear the corresponding bit in the MIOVF register. Writes of 0 are ignored and reads always return 0.

#### **Figure 12. Interrupt Overflow Flag Clear Register (MICLROVF)**

<span id="page-27-0"></span>

<span id="page-27-1"></span>LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 12. Interrupt Overflow Flag Clear Register (MICLROVF) Field Descriptions**



#### <span id="page-28-0"></span>**4.4 Execution Registers**

The CLA program counter is initialized by the appropriate MVECTx register when an interrupt is received and a task begins execution. The MPC points to the instruction in the decode 2 (D2) stage of the CLA pipeline. After a MSTOP operation, if no other tasks are pending, the MPC will remain pointing to the MSTOP instruction. The MPC register can be read by the main C28x CPU for debug purposes. The main CPU cannot write to MPC.

#### **4.4.1 MPC Register**

The MPC register is described in [Figure](#page-28-1) 13 and described in [Table](#page-28-3) 13.

#### **Figure 13. Program Counter (MPC)**

<span id="page-28-1"></span>

<span id="page-28-3"></span>LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 13. Program Counter (MPC) Field Descriptions**



(1) This register is protected by the code security module. The main CPU can read this register for debug purposes but it can not write to it.

#### **4.4.2 MSTF Register**

The CLA status register (MSTF) reflects the results of different operations. These are the basic rules for the flags:

- Zero and negative flags are cleared or set based on:
	- floating-point moves to registers
	- the result of compare, minimum, maximum, negative and absolute value operations
	- the integer result of operations such as MMOV16, MAND32, MOR32, MXOR32, MCMP32, MASR32, MLSR32
- Overflow and underflow flags are set by floating-point math instructions such as multiply, add, subtract and 1/x. These flags may also be connected to the peripheral interrupt expansion (PIE) block on your device. This can be useful for debugging underflow and overflow conditions within an application.

The MSTF register is shown in [Figure](#page-28-2) 14 and described in [Table](#page-29-0) 14.

<span id="page-28-2"></span>

### **Figure 14. CLA Status Register (MSTF)**

LEGEND: R/W = Read/Write;  $R =$  Read only;  $-n =$  value after reset





<span id="page-29-0"></span>

(1) This register is protected by the code security module. The main CPU can read this register for debug purposes but it can not write to it.<br>(2) A negative zero floating-point value is treated as a positive zero value w

(2) A negative zero floating-point value is treated as a positive zero value when configuring the ZF and NF flags.<br>(3) A DeNorm floating-point value is treated as a positive zero value when configuring the ZF and NF flags

A DeNorm floating-point value is treated as a positive zero value when configuring the ZF and NF flags.







Texas **TRUMENTS** 

Pipeline www.ti.com

#### <span id="page-31-0"></span>**5 Pipeline**

This section describes the CLA pipeline stages and presents cases where pipeline alignment must be considered.

#### <span id="page-31-1"></span>**5.1 Pipeline Overview**

The CLA pipeline is very similar to the C28x pipeline. The pipeline has eight stages:

• **Fetch 1 (F1)**

During the F1 stage the program read address is placed on the CLA program address bus.

• **Fetch 2 (F2)**

During the F2 stage the instruction is read using the CLA program data bus.

• **Decode 1 (D1)**

During D1 the instruction is decoded.

• **Decode 2 (D2)**

Generate the data read address. Changes to MAR0 and MAR1 due to post-increment using indirect addressing takes place in the D2 phase. Conditional branch decisions are also made at this stage based on the MSTF register flags.

• **Read 1 (R1)**

Place the data read address on the CLA data-read address bus. If a memory conflict exists, the R1 stage will be stalled.

• **Read 2 (R2)**

Read the data value using the CLA data read data bus.

• **Execute (EXE)**

Execute the operation. Changes to MAR0 and MAR1 due to loading an immediate value or value from memory take place in this stage.

• **Write (W)**

Place the write address and write data on the CLA write data bus. If a memory conflict exists, the W stage will be stalled.

#### <span id="page-31-2"></span>**5.2 CLA Pipeline Alignment**

The majority of the CLA instructions do not require any special pipeline considerations. This section lists the few operations that do require special consideration.

#### • **Write Followed by Read**

In both the CLA pipeline the read operation occurs before the write. This means that if a read operation immediately follows a write, then the read will complete first as shown in [Table](#page-32-0) 15. In most cases this does not cause a problem since the contents of one memory location does not depend on the state of another. For accesses to peripherals where a write to one location can affect the value in another location the code must wait for the write to complete before issuing the read as shown in [Table](#page-32-1) 16. This behavior is different for the 28x CPU. For the 28x CPU any write followed by read to the same location is protected by what is called write-followed-by-read protection. This protection automatically stalls the pipeline so that the write will complete before the read. In addition some peripheral frames are protected such that a 28x CPU write to one location within the frame will always complete before a read to the frame. The CLA does not have this protection mechanism. Instead the code must wait to perform the read.

### **TEXAS RUMENTS**

<span id="page-32-0"></span>www.ti.com Pipeline



<span id="page-32-1"></span>

**Table 16. Write Followed by Read - Write Occurs First**

#### • **Delayed Conditional instructions: MBCNDD, MCCNDD and MRCNDD**

Referring to [Example](#page-33-0) 1, the following applies to delayed conditional instructions:

– **I1**

I1 is the last instruction that can effect the CNDF flags for the branch, call or return instruction. The CNDF flags are tested in the D2 phase of the pipeline. That is, a decision is made whether to branch or not when [MBCNDD](#page-53-0), [MCCNDD](#page-58-0) or [MRCNDD](#page-129-0) is in the D2 phase.

– **I2, I3 and I4**

The three instructions proceeding MBCNDD can change MSTF flags but will have no effect on whether the MBCNDD instruction branches or not. This is because the flag modification will occur after the D2 phase of the branch, call or return instruction. These three instructions must not be a [MSTOP,](#page-133-0) [MDEBUGSTOP](#page-66-0), [MBCNDD,](#page-53-0) [MCCNDD](#page-58-0) or [MRCNDD](#page-129-0).

#### – **I5, I6 and I7**

The three instructions following a branch, call or return are always executed irrespective of whether the condition is true or not. These instructions must not be MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD or MRCNDD.

For a more detailed description refer to the functional description for [MBCNDD](#page-53-0), [MCCNDD](#page-58-0) and [MRCNDD](#page-129-0).



Pipeline www.ti.com

#### <span id="page-33-0"></span>**Example 1. Code Fragment For MBCNDD, MCCNDD or MRCNDD**

<Instruction 1> ; I1 Last instruction that can affect flags for ; the branch, call or return operation <Instruction 2> ; I2 Cannot be stop, branch, call or return <Instruction 3> ; I3 Cannot be stop, branch, call or return <Instruction 4> ; I4 Cannot be stop, branch, call or return <branch/call/ret> ; MBCNDD, MCCNDD or MRCNDD ; I5-I7: Three instructions after are always ; executed whether the branch/call or return is ; taken or not <Instruction 5> ; I5 Cannot be stop, branch, call or return <Instruction 6> ; I6 Cannot be stop, branch, call or return <Instruction 7> ; I7 Cannot be stop, branch, call or return <Instruction 8> ; I8 <Instruction 9> ; I9 ....

#### • **Stop or Halting a Task: MSTOP and MDEBUGSTOP**

The [MSTOP](#page-133-0) and [MDEBUGSTOP](#page-66-0) instructions cannot be placed three instructions before or after a conditional branch, call or return instruction ( [MBCNDD,](#page-53-0) [MCCNDD](#page-58-0) or [MRCNDD](#page-129-0)). Refer to [Example](#page-33-0) 1. To single-step through a branch/call or return, insert the [MDEBUGSTOP](#page-66-0) at least four instructions back and step from there.

#### • **Loading MAR0 or MAR1**

A load of auxiliary register MAR0 or MAR1 will occur in the EXE phase of the pipeline. Any post increment of MAR0 or MAR1 using indirect addressing will occur in the D2 phase of the pipeline. Referring to [Example](#page-33-1) 2, the following applies when loading the auxiliary registers:

– **I1 and I2**

The two instructions following the load instruction will use the value in MAR0 or MAR1 before the update occurs.

Loading of an auxiliary register occurs in the EXE phase while updates due to post-increment addressing occur in the D2 phase. Thus I3 cannot use the auxiliary register or there will be a conflict. In the case of a conflict, the update due to address-mode post increment will win and the auxiliary register will not be updated with #\_X.

– **I4**

Starting with the 4th instruction MAR0 or MAR1 will have the new value.

#### <span id="page-33-1"></span>**Example 2. Code Fragment for Loading MAR0 or MAR1**

```
; Assume MAR0 is 50 and #_X is 20
  MMOVI16 MAR0, #_X ; Load MAR0 with address of X (20)
  <Instruction 1> ; I1 Will use the old value of MAR0 (50)
   <Instruction 2> ; I2 Will use the old value of MAR0 (50)
   <Instruction 3> ; I3 Cannot use MAR0
  <Instruction 4> ; I4 Will use the new value of MAR0 (20)
  <Instruction 5> ; I5 Will use the new value of MAR0 (20
  ....
```
#### **5.2.1 ADC Early Interrupt to CLA Response**

The 2803x ADC offers the option to generate an early interrupt pulse when the ADC begins conversion.

<sup>–</sup> **I3**

This option is selected by setting the ADCCTL1[INTPULSEPOS] bit as documented in the TMS320x2802x, x2803x Piccolo Analog-to-Digital Converter and Comparator Reference Guide [\(SPRUGE5\)](http://www.ti.com/lit/pdf/spruge5). If this option is used to start a CLA task then the CLA will be able to read the result as soon as the conversion completes and the ADC result register updates. This just-in-time sampling along with the low interrupt response of the CLA enable faster system response and higher frequency control loops.

The timing for the ADC conversion is shown in the ADC Reference Guide timing diagrams. From a CLA perspective, the pipeline activity is shown in [Table](#page-34-1) 17. The 8th instruction is in the R2 phase just in time to read the result register. While the first 7 instructions in the task (I1 to I7) will enter the R2 phase of the pipeline too soon to read the conversion, they can be efficiently used for pre-processing calculations needed by the task.

<span id="page-34-1"></span>

#### **Table 17. ADC to CLA Early Interrupt Response**

#### <span id="page-34-0"></span>**5.3 Parallel Instructions**

Parallel instructions are single opcodes that perform two operations in parallel. The following types of parallel instructions are available: math operation in parallel with a move operation, or two math operations in parallel. Both operations complete in a single cycle and there are no special pipeline alignment requirements.

#### **Example 3. Math Operation with Parallel Load**

```
; MADDF32 || MMOV32 instruction: 32-bit floating-point add with parallel move
; MADDF32 is a 1 cycle operation
; MMOV32 is a 1 cycle operation
       MADDF32 MR0, MR1, #2 ; MR0 = MR1 + 2,
     || MMOV32 MR1, @Val ; MR1 gets the contents of Val
                                  ; <-- MMOV32 completes here (MR1 is valid)
                                 ; <-- DDF32 completes here (MR0 is valid)
        MMPYF32 MR0, MR0, MR1 ; Any instruction, can use MR1 and/or MR0
```
**Example 4. Multiply with Parallel Add**

![](_page_35_Picture_0.jpeg)

Pipeline www.ti.com

#### **Example 4. Multiply with Parallel Add (continued)**

; MMPYF32 || MADDF32 instruction: 32-bit floating-point multiply with parallel add ; MMPYF32 is a 1 cycle operation ; MADDF32 is a 1 cycle operation  $\begin{array}{lllllllllllllllllllll} &\text{MMPYF32} &\text{MR0}, &\text{MR1}, &\text{MR3} &\text{MRO} &\text{=} &\text{MR1} &\text{*} &\text{MR3}\\ &\text{MADDF32} &\text{MR1}, &\text{MR2}, &\text{MR0} &\text{:} &\text{MR1} &\text{=} &\text{MR2} &\text{+} &\text{MR0} \end{array}$  $\texttt{N}\text{R}1 = \texttt{MR2 + MR0}$  (Uses value of MR0 before MMPYF32) ; <-- MMPYF32 and MADDF32 complete here (MR0 and MR1 are valid) MMPYF32 MR1, MR1, MR0 ; Any instruction, can use MR1 and/or MR0


### **6 Instruction Set**

This section describes the assembly language instructions of the control law accellerator. Also described are parallel operations, conditional operations, resource constraints, and addressing modes. The instructions listed here are independant from C28x and C28x+FPU instruction sets.

### **6.1 Instruction Descriptions**

This section gives detailed information on the instruction set. Each instruction may present the following information:

- Operands
- Opcode
- **Description**
- **Exceptions**
- **Pipeline**
- **Examples**
- See also

The example INSTRUCTION is shown to familiarize you with the way each instruction is described. The example describes the kind of information you will find in each part of the individual instruction description and where to obtain more information. CLA instructions follow the same format as the C28x; the source operand(s) are always on the right and the destination operand(s) are on the left.

The explanations for the syntax of the operands used in the instruction descriptions for the C28x CLA are given in [Table](#page-36-0) 18.

<span id="page-36-0"></span>

#### **Table 18. Operand Nomenclature**



Instruction Set www.ti.com

Each instruction has a table that gives a list of the operands and a short description. Instructions always have their destination operand(s) first followed by the source operand(s).



#### **Table 19. INSTRUCTION dest, source1, source2 Short Description**



### **6.2 Addressing Modes and Encoding**

The CLA uses the same address to access data and registers as the main CPU. For example if the main CPU accesses an ePWM register at address 0x00 6800, then the CLA will access it using address 0x6800. Since all CLA accessible memory and registers are within the low 64k x 16 of memory, only the low 16-bits of the address are used by the CLA.

To address the CLA data memory, message RAMs and shared peripherals, the CLA supports two addressing modes:

- Direct addressing mode: Uses the address of the variable or register directly.
- Indirect addressing with 16-bit post increment. This mode uses either XAR0 or XAR1.

The CLA does not use a data page pointer or a stack pointer. The two addressing modes are encoded as shown in [Table](#page-38-0) 20.

<span id="page-38-0"></span>

#### **Table 20. Addressing Modes**

(1) Values not shown are reserved.

Encoding for the shift fields in the MASR32, MLSR32 and MLSL32 instructions is shown in [Table](#page-38-1) 21

#### **Table 21. Shift Field Encoding**

<span id="page-38-1"></span>

[Table](#page-39-0) 22 shows the condition field encoding for conditional instructions such as MNEGF, MSWAPF, MBCNDD, MCCNDD and MRCNDD



<span id="page-39-0"></span>

# **Table 22. Condition Field Encoding**

 $(1)$  Values not shown are reserved.

 $^{(2)}$  This is the default operation if no CNDF field is specified. This condition will allow the ZF and NF flags to be modified when a conditional operation is executed. All other conditions will not modify these flags.



### **6.3 Instructions**

The instructions are listed alphabetically, preceded by a summary. **Table 23. Instructions**

#### **Title** .. **Page**





# **Table 23. Instructions (continued)**





## <span id="page-42-0"></span>**MABSF32 MRa, MRb 32-bit Floating-Point Absolute Value**





Instruction Set www.ti.com

# <span id="page-43-0"></span>**MADD32 MRa, MRb, MRc 32-bit Integer Add**





# <span id="page-44-0"></span>**MADDF32 MRa, #16FHi, MRb 32-bit Floating-Point Addition**



# **MADDF32 MRa, MRb, #16FHi**









## <span id="page-47-0"></span>**MADDF32 MRa, MRb, MRc 32-bit Floating-Point Addition**



# <span id="page-48-0"></span>**MADDF32 MRd, MRe, MRf||MMOV32 mem32, MRa 32-bit Floating-Point Addition with Parallel Move**





# <span id="page-49-0"></span>**MADDF32 MRd, MRe, MRf ||MMOV32 MRa, mem32 32-bit Floating-Point Addition with Parallel Move**







# <span id="page-51-0"></span>**MAND32 MRa, MRb, MRc Bitwise AND**



## <span id="page-52-0"></span>**MASR32 MRa, #SHIFT Arithmetic Shift Right**





# <span id="page-53-0"></span>**MBCNDD 16BitDest {, CNDF} Branch Conditional Delayed**





Referring to [Table](#page-55-0) 24 and [Table](#page-55-1) 25, the instructions before and after MBCNDD have the following properties:

• **I1**

- I1 is the last instruction that can effect the CNDF flags for the MBCNDD instruction. The CNDF flags are tested in the D2 phase of the pipeline. That is, a decision is made whether to branch or not when MBCNDD is in the D2 phase.
- There are no restrictions on the type of instruction for I1.
- **I2, I3 and I4**
	- The three instructions proceeding MBCNDD can change MSTF flags but will have no effect on whether the MBCNDD instruction branches or not. This is because the flag modification will occur after the D2 phase of the MBCNDD instruction.
	- These instructions must not be the following: MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD or MRCNDD.
- **I5, I6 and I7**
	- The three instructions following MBCNDD are always executed irrespective of whether the branch is taken or not.
	- These instructions must not be the following: MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD or MRCNDD.

```
<Instruction 1> ; I1 Last instruction that can affect flags for
                    ; the MBCNDD operation
<Instruction 2> ; I2 Cannot be stop, branch, call or return
<Instruction 3> ; I3 Cannot be stop, branch, call or return
<Instruction 4> ; I4 Cannot be stop, branch, call or return
MBCNDD _Skip, NEQ ; Branch to Skip if not eqal to zero
                   ; Three instructions after MBCNDD are always
                    ; executed whether the branch is taken or not
<Instruction 5> ; I5 Cannot be stop, branch, call or return
\epsilonInstruction 6> ; I6 Cannot be stop, branch, call or return \epsilonInstruction 7> ; I7 Cannot be stop, branch, call or return
                  ; I7 Cannot be stop, branch, call or return<br>; I8
<Instruction 8>
<Instruction 9> ; I9
....
_Skip:
 \overline{\phantom{a}} <Destination 1> ; d1 Can be any instruction
 <Destination 2> ; d2
 <Destination 3> ; d3
....
....
MSTOP
....
```
# Texas<br>Instruments

<span id="page-55-0"></span>Instruction Set www.ti.com



<span id="page-55-1"></span>





**Example** 1



TEXAS<br>INSTRUMENTS



#### **See also** MCCNDD [16BitDest,](#page-58-0) CNDF [MRCNDD](#page-129-0) CNDF

### Texas **RUMENTS**

### <span id="page-58-0"></span>**MCCNDD 16BitDest {, CNDF} Call Conditional Delayed**

#### **Operands**



**Restrictions** The MCCNDD instruction is not allowed three instructions before or after a MBCNDD, MCCNDD, or MRCNDD instruction. Refer to the Pipeline section for more details.

#### **Flags** This instruction does not modify flags in the MSTF register.





**Pipeline** The MCCNDD instruction by itself is a single-cycle instruction. As shown in [Table](#page-61-0) 26, for each call 6 instruction slots are executed; three before the call instruction (I2-I4) and three after the call instruction (I5-I7). The total number of cycles for a call taken or not taken depends on the usage of these slots. That is, the number of cycles depends on how many slots are filled with a MNOP as well as which slots are filled. The effective number of cycles for a call can, therefore, range from 1 to 7 cycles. The number of cycles for a call taken may not be the same as for a call not taken.

> Referring to the following code fragment and the pipeline diagrams in [Table](#page-61-0) 26 and [Table](#page-61-1) 27, the instructions before and after MCCNDD have the following properties:

- **I1**
	- I1 is the last instruction that can effect the CNDF flags for the MCCNDD instruction. The CNDF flags are tested in the D2 phase of the pipeline. That is, a decision is made whether to branch or not when MCCNDD is in the D2 phase.
	- There are no restrictions on the type of instruction for I1.
- **I2, I3 and I4**
	- The three instructions proceeding MCCNDD can change MSTF flags but will have no effect on whether the MCCNDD instruction makes the call or not. This is because the flag modification will occur after the D2 phase of the MCCNDD instruction.
	- These instructions must not be the following: MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD or MRCNDD.
- **I5, I6 and I7**
	- The three instructions following MBCNDD are always executed irrespective of whether the branch is taken or not.
	- These instructions must not be the following: MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD or MRCNDD.

# **TEXAS**<br>INSTRUMENTS



MSTOP



<span id="page-61-0"></span>Instruction Set www.ti.com





<span id="page-61-1"></span>

 $(1)$  The RPC value in the MSTF register will point to the instruction following I7 (instruction I8).

#### **Example**  $\qquad$  ;

**See also** MBCNDD [#16BitDest,](#page-53-0) CNDF [MMOV32](#page-101-0) mem32, MSTF [MMOV32](#page-106-0) MSTF, mem32 [MRCNDD](#page-129-0) CNDF



## <span id="page-62-0"></span>**MCMP32 MRa, MRb 32-bit Integer Compare for Equal, Less Than or Greater Than**



# <span id="page-63-0"></span>**MCMPF32 MRa, MRb 32-bit Floating-Point Compare for Equal, Less Than or Greater Than**





## <span id="page-64-0"></span>**MCMPF32 MRa, #16FHi 32-bit Floating-Point Compare for Equal, Less Than or Greater Than**



MCMPF32 MR0, #5.0 ; ZF = 1, NF = 0



Instruction Set www.ti.com



# TEXAS<br>INSTRUMENTS

<span id="page-66-0"></span>



<span id="page-67-0"></span>

# TEXAS<br>INSTRUMENTS

<span id="page-68-0"></span>



## <span id="page-69-0"></span>**MEINVF32 MRa, MRb 32-bit Floating-Point Reciprocal Approximation**







**See also** [MEISQRTF32](#page-71-0) MRa, MRb



# <span id="page-71-0"></span>**MEISQRTF32 MRa, MRb 32-bit Floating-Point Square-Root Reciprocal Approximation**




Example



**See also** [MEINVF32](#page-69-0) MRa, MRb



# <span id="page-73-0"></span>**MF32TOI16 MRa, MRb Convert 32-bit Floating-Point Value to 16-bit Integer**





# <span id="page-74-0"></span>**MF32TOI16R MRa, MRb Convert 32-bit Floating-Point Value to 16-bit Integer and Round**





# <span id="page-75-0"></span>**MF32TOI32 MRa, MRb Convert 32-bit Floating-Point Value to 32-bit Integer**





# <span id="page-76-0"></span>**MF32TOUI16 MRa, MRb Convert 32-bit Floating-Point Value to 16-bit Unsigned Integer**





# <span id="page-77-0"></span>**MF32TOUI16R MRa, MRb Convert 32-bit Floating-Point Value to 16-bit Unsigned Integer and Round**





# <span id="page-78-0"></span>**MF32TOUI32 MRa, MRb Convert 32-bit Floating-Point Value to 16-bit Unsigned Integer**





# **MFRACF32 MRa, MRb Fractional Portion of a 32-bit Floating-Point Value**





# <span id="page-80-0"></span>**MI16TOF32 MRa, MRb Convert 16-bit Integer to 32-bit Floating-Point Value**





# <span id="page-81-0"></span>**MI16TOF32 MRa, mem16 Convert 16-bit Integer to 32-bit Floating-Point Value**





# <span id="page-82-0"></span>**MI32TOF32 MRa, mem32 Convert 32-bit Integer to 32-bit Floating-Point Value**





# <span id="page-83-0"></span>**MI32TOF32 MRa, MRb Convert 32-bit Integer to 32-bit Floating-Point Value**



# <span id="page-84-0"></span>**MLSL32 MRa, #SHIFT Logical Shift Left**



# <span id="page-85-0"></span>**MLSR32 MRa, #SHIFT Logical Shift Right**



### **MMACF32 MR3, MR2, MRd, MRe, MRf ||MMOV32 MRa, mem32 32-bit Floating-Point Multiply and Accumulate with Parallel Move**







**Example 1** 







See also **[MMPYF32](#page-119-0) MRa, MRb, MRc || MADDF32 MRd, MRe, MRf** 

# <span id="page-89-0"></span>**MMAXF32 MRa, MRb 32-bit Floating-Point Maximum**





# <span id="page-90-0"></span>**MMAXF32 MRa, #16FHi 32-bit Floating-Point Maximum**



# <span id="page-91-0"></span>**MMINF32 MRa, MRb 32-bit Floating-Point Minimum**





# <span id="page-92-0"></span>**MMINF32 MRa, #16FHi 32-bit Floating-Point Minimum**





# **MMOV16 MARx, MRa, #16I Load the Auxiliary Register with MRa + 16-bit Immediate Value**



# TEXAS<br>INSTRUMENTS









**See also**

# **MMOV16 MARx, mem16 Load MAR1 with 16-bit Value**

### **Operands**



I4 I4 I3 I2 I1 MMOV16

I5 I5 I4 I3 I2 I1 MMOV16

 $16$   $16$   $15$   $14$   $13$   $12$   $11$   $16$   $16$ 

TEXAS<br>INSTRUMENTS



**See also**



# **MMOV16 mem16, MARx Move 16-bit Auxiliary Register Contents to Memory**





# **MMOV16 mem16, MRa Move 16-bit Floating-Point Register Contents to Memory**





# <span id="page-100-0"></span>**MMOV32 mem32, MRa Move 32-bit Floating-Point Register Contents to Memory**

### **Operands**



**See also** [MMOV32](#page-101-0) mem32, MSTF



# <span id="page-101-0"></span>**MMOV32 mem32, MSTF Move 32-bit MSTF Register to Memory**



# <span id="page-102-0"></span>**MMOV32 MRa, mem32 {, CNDF} Conditional 32-bit Move**

### **Operands**



### **Flags** This instruction modifies the following flags in the MSTF register:



} else No flags modified;

**Pipeline** This is a single-cycle instruction.



Instruction Set www.ti.com



**See also** [MMOV32](#page-104-0) MRa, MRb {, CNDF} [MMOVD32](#page-107-0) MRa, mem32

### <span id="page-104-0"></span>**MMOV32 MRa, MRb {, CNDF} Conditional 32-bit Move**

#### **Operands**



eration if no CNDF field is specified. This condition will allow the  $2F$ , and NF flags to be modified when a conditional operation is executed. All other conditions will not modify these flags.

### **Flags** This instruction modifies the following flags in the MSTF register:



 $NF = MRa(31); ZF = 0;$ if(MRa(30:23) == 0)  ${ZF = 1; NF = 0;}$ } else No flags modified;

**Pipeline** This is a single-cycle instruction.









See also [MMOV32](#page-102-0) MRa, mem32{, CNDF}



# **MMOV32 MSTF, mem32 Move 32-bit Value from Memory to the MSTF Register**





# <span id="page-107-0"></span>**MMOVD32 MRa, mem32 Move 32-bit Value from Memory with Data Copy**

#### **Operands**



**See also** [MMOV32](#page-102-0) MRa, mem32 {,CNDF}
<span id="page-108-0"></span>





# **MMOVI16 MARx, #16I Load the Auxiliary Register with the 16-bit Immediate Value**

### **Operands**



I4 I4 I3 I2 I1 MMOVI16

I5 I5 I4 I3 I2 I1 MMOVI16

MMOVI I6 I6 I5 I4 I3 I2 I1 <sup>16</sup>



# <span id="page-110-0"></span>**MMOVI32 MRa, #32FHex Load the 32-bits of a 32-bit Floating-Point Register with the immediate**



# <span id="page-111-0"></span>**MMOVIZ MRa, #16FHi Load the Upper 16-bits of a 32-bit Floating-Point Register**





# **MMOVZ16 MRa, mem16 Load MRx with 16-bit Value**



# <span id="page-113-0"></span>**MMOVXI MRa, #16FLoHex Move Immediate to the Low 16-bits of a Floating-Point Register**



# <span id="page-114-0"></span>**MMPYF32 MRa, MRb, MRc 32-bit Floating-Point Multiply**







# <span id="page-115-0"></span>**MMPYF32 MRa, #16FHi, MRb 32-bit Floating-Point Multiply**







[MMPYF32](#page-119-0) MRa, MRb, MRc || MADDF32 MRd, MRe, MRf



# <span id="page-117-0"></span>**MMPYF32 MRa, MRb, #16FHi 32-bit Floating-Point Multiply**









## <span id="page-119-0"></span>**MMPYF32 MRa, MRb, MRc||MADDF32 MRd, MRe, MRf 32-bit Floating-Point Multiply with Parallel Add**









**See also** [MMACF32](#page-86-0) MR3, MR2, MRd, MRe, MRf || MMOV32 MRa, mem32



# <span id="page-121-0"></span>**MMPYF32 MRd, MRe, MRf ||MMOV32 MRa, mem32 32-bit Floating-Point Multiply with Parallel Move**









# <span id="page-123-0"></span>**MMPYF32 MRd, MRe, MRf ||MMOV32 mem32, MRa 32-bit Floating-Point Multiply with Parallel Move**



# <span id="page-124-0"></span>**MMPYF32 MRa, MRb, MRc ||MSUBF32 MRd, MRe, MRf 32-bit Floating-Point Multiply with Parallel Subtract**



### **MNEGF32 MRa, MRb{, CNDF} Conditional Negation**

### **Operands**

**Opcode** 



## **Flags** This instruction modifies the following flags in the MSTF register:



**Example 1**

**Pipeline** This is a single-cycle instruction.

; Show the basic operation of MNEGF32



;



**Example 2** 



**See also** [MABSF32](#page-42-0) MRa, MRb







**See also**

# <span id="page-128-0"></span>**MOR32 MRa, MRb, MRc Bitwise OR**





# <span id="page-129-0"></span>**MRCNDD {CNDF} Return Conditional Delayed**

**Operands**



Description If the specified condition is true, then the RPC field of MSTF is loaded into MPC and fetching continues from that location. Otherwise program fetches will continue without the return.

> Please refer to the pipeline section for important information regarding this instruction. if  $(CNDF == TRUE)$  MPC = RPC;

CNDF is one of the following conditions:



 $(7)$  Values not shown are reserved.<br> $(8)$  This is the default operation if no

This is the default operation if no CNDF field is specified. This condition will allow the ZF and NF flags to be modified when a conditional operation is executed. All other conditions will not modify these flags.

### **Flags** This instruction does not modify flags in the MSTF register.



www.ti.com Instruction Set **Pipeline** The MRCNDD instruction by itself is a single-cycle instruction. As shown in [Table](#page-131-0) 31, for each return 6 instruction slots are executed; three before the return instruction (d5-d7) and three after the return instruction (d8-d10). The total number of cycles for a return taken or not taken depends on the usage of these slots. That is, the number of cycles depends on how many slots are filled with a MNOP as well as which slots are filled. The effective number of cycles for a return can, therefore, range from 1 to 7 cycles. The number of cycles for a return taken may not be the same as for a return not taken. Referring to the following code fragment and the pipeline diagrams in [Table](#page-131-0) 31 and [Table](#page-131-1) 32, the instructions before and after MRCNDD have the following properties: ; ; <Instruction 1> ; I1 Last instruction that can affect flags for ; the MCCNDD operation <Instruction 2> ; I2 Cannot be stop, branch, call or return <Instruction 3> ; I3 Cannot be stop, branch, call or return <Instruction 4> ; I4 Cannot be stop, branch, call or return MCCNDD \_func, NEQ ; Call to func if not eqal to zero ; Three instructions after MCCNDD are always ; executed whether the call is taken or not <Instruction 5> ; I5 Cannot be stop, branch, call or return <Instruction 6> ; I6 Cannot be stop, branch, call or return <Instruction 7> ; I7 Cannot be stop, branch, call or return ; I8 The address of this instruction is saved ; in the RPC field of the MSTF register. ; Upon return this value is loaded into MPC ; and fetching continues from this point. <Instruction 9> ; I9 <Instruction 10> ; I10 .... .... \_func:  $\epsilon$ Destination 1> ; d1 Can be any instruction<br> $\epsilon$ Destination 2> ; d2 <Destination 2> ; d2 <Destination 3> <Destination 4> ; d4 Last instruction that can affect flags for ; the MRCNDD operation <Destination 5> ; d5 Cannot be stop, branch, call or return <Destination 6> ; d6 Cannot be stop, branch, call or return <Destination 7> ; d7 Cannot be stop, branch, call or return MRCNDD, NEQ  $\qquad$  ; Return to <Instruction 8> if not equal to zero ; Three instructions after MRCNDD are always ; executed whether the return is taken or not <Destination 8> ; d8 Cannot be stop, branch, call or return <Destination 9> ; d9 Cannot be stop, branch, call or return <Destination 10> ; d10 Cannot be stop, branch, call or return <Destination 11> ; d11 <Destination 12> ; d12

> .... .... MSTOP

....

• **d4**

- d4 is the last instruction that can effect the CNDF flags for the MRCNDD instruction. The CNDF flags are tested in the D2 phase of the pipeline. That is, a decision is made whether to return or not when MRCNDD is in the D2 phase.
- There are no restrictions on the type of instruction for d4.
- **d5, d6 and d7**
	- The three instructions proceeding MRCNDD can change MSTF flags but will have no effect on whether the MRCNDD instruction makes the return or not. This is because the flag modification will occur after the D2 phase of the MRCNDD instruction.
	- These instructions must not be the following: MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD or MRCNDD.



#### • **d8, d9 and d10**

- The three instructions following MRCNDD are always executed irrespective of whether the return is taken or not.
- These instructions must not be the following: MSTOP, MDEBUGSTOP, MBCNDD, MCCNDD or MRCNDD.



<span id="page-131-0"></span>

### **Table 32. Pipeline Activity For MRCNDD, Return Taken**

<span id="page-131-1"></span>

#### **Example**  $\qquad$  ;

**See also** MBCNDD [#16BitDest,](#page-53-0) CNDF MCCNDD [16BitDest,](#page-58-0) CNDF [MMOV32](#page-101-0) mem32, MSTF [MMOV32](#page-106-0) MSTF, mem32



# **MSETFLG FLAG, VALUE Set or clear selected floating-point status flags**







# Texas<br>Instruments ria.

www.ti.com and a line of the contraction of the line o

<span id="page-134-0"></span>

Instruction	F <sub>1</sub>	F <sub>2</sub>	D <sub>1</sub>	D <sub>2</sub>	R <sub>1</sub>	R2	E	W
1	$\vert$ 1							
12	12	11						
13	13	12	1					
<b>MSTOP</b>	<b>MSTOP</b>	13	12	1				
4	4	<b>MSTOP</b>	13	12	1			
15	15	4	<b>MSTOP</b>	13	12	1		
16	16	15	4	<b>MSTOP</b>	13	12	1	
New Task Arbitrated and Piroitized					$\blacksquare$	13	12	
New Task Arbitrated and Piroitized							13	
$\vert$ 1	11	$\blacksquare$						
12	12	11						
13	13	12	1					
4	4	13	12	$\vert$ 1				
15	15	4	13	12	1			
16	16	15	4	13	12	$\vert$ 1		
7	17	16	15	4	13	12	$\vert$ 1	
etc								
<b>Example</b>	; Given $A = (int32)1$							
÷	(int32)2 $\, {\bf B}$ $=$ $C = (int32) - 7$							



**See also** [MDEBUGSTOP](#page-66-0)



Instruction Set www.ti.com

# **MSUB32 MRa, MRb, MRc 32-bit Integer Subtraction**



# <span id="page-136-0"></span>**MSUBF32 MRa, MRb, MRc 32-bit Floating-Point Subtraction**





# <span id="page-137-0"></span>**MSUBF32 MRa, #16FHi, MRb 32-bit Floating Point Subtraction**



### <span id="page-138-0"></span>**MSUBF32 MRd, MRe, MRf ||MMOV32 MRa, mem32 32-bit Floating-Point Subtraction with Parallel Move**





Instruction Set www.ti.com

**Example** NF = MRa(31);  $ZF = 0;$  $if(MRa(30:23) == 0) { ZF = 1; NF = 0; }$ 

**See also** [MSUBF32](#page-136-0) MRa, MRb, MRc [MSUBF32](#page-137-0) MRa, #16FHi, MRb [MMPYF32](#page-124-0) MRa, MRb, MRc || MSUBF32 MRd, MRe, MRf

### <span id="page-140-0"></span>**MSUBF32 MRd, MRe, MRf ||MMOV32 mem32, MRa 32-bit Floating-Point Subtraction with Parallel Move**





# **MSWAPF MRa, MRb {, CNDF} Conditional Swap**

# **Operands**





No flags affected

**Pipeline** This is a single-cycle instruction.





**See also**



# **MTESTTF CNDF Test MSTF Register Flag Condition**

**Operands**



**Opcode** LSW: 0000 0000 0000 cndf MSW: 0111 1111 0100 0000

**Description** Test the CLA floating-point condition and if true, set the MSTF[TF] flag. If the condition is false, clear the MSTF[TF] flag. This is useful for temporarily storing a condition for later use.

> if (CNDF ==  $true$ ) TF = 1; else TF = 0;

CNDF is one of the following conditions:



(3) Values not shown are reserved.

(4) This is the default operation if no CNDF field is specified. This condition will allow the ZF and NF flags to be modified when a conditional operation is executed. All other conditions will not modify these flags.

#### **Flags** This instruction modifies the following flags in the MSTF register:



 $TF = 0;$ if (CNDF ==  $true$ ) TF = 1;

Note: If (CNDF == UNC or UNCF), the TF flag will be set to 1.

**Pipeline** This is a single-cycle instruction.






**See also**



# <span id="page-145-0"></span>**MUI16TOF32 MRa, mem16 Convert unsigned 16-bit integer to 32-bit floating-point value**





## <span id="page-146-0"></span>**MUI16TOF32 MRa, MRb Convert unsigned 16-bit integer to 32-bit floating-point value**



# <span id="page-147-0"></span>**MUI32TOF32 MRa, mem32 Convert Unsigned 32-bit Integer to 32-bit Floating-Point Value**





# <span id="page-148-0"></span>**MUI32TOF32 MRa, MRb Convert Unsigned 32-bit Integer to 32-bit Floating-Point Value**





Instruction Set www.ti.com

# **MXOR32 MRa, MRb, MRc Bitwise Exclusive Or**





www.ti.com

# **Appendix A CLA and CPU Arbitration**

Typically, CLA activity is independent of the CPU activity. Under the circumstance where both the CLA and the CPU are attempting to access memory or a peripheral register within the same interface concurrently, an arbitration procedure will occur. This appendix describes this arbitration.

## **A.1 CLA and CPU Arbitration**

Typically, CLA activity is independent of the CPU activity. Under the circumstance where both the CLA and the CPU are attempting to access memory or a peripheral register within the same interface concurrently, an arbitration procedure will occur. The one exception is the ADC result registers which do not create a conflict when read by both the CPU and the CLA simultaneously even if different addresses are accessed. Any combined accesses between the different interfaces, or where the CPU access is outside of the interface that the CLA is accessing do not create a conflict.

The interfaces that can have conflict arbitration are:

- CLA Message RAMs
- CLA Program Memory
- CLA Data RAMs

## **A.1.1 CLA Message RAMs**

Message RAMs consist of two blocks. These blocks are for passing data between the main CPU and the CLA. No opcode fetches are allowed from the message RAMs. The two message RAMs have the following characteristics:

## • **CLA to CPU Message RAM:**

The following accesses are allowed:

- CPU reads
- CLA reads and writes
- CPU debug reads and writes
- The following accesses are ignored
- CPU writes
- Priority of accesses are (highest priority first):
- 1. CLA write
- 2. CPU debug write
- 3. CPU data read, program read, CPU debug read
- 4. CLA data read

## • **CPU to CLA Message RAM:**

The following accesses are allowed:

- CPU reads and writes
- CLA reads
- CPU debug reads and writes
- The following accesses are ignored
- CLA writes

Priority of accesses are (highest priority first):

- 1. CLA read
- 2. CPU data write, program write, CPU debug write
- 3. CPU data read, CPU debug read
- 4. CPU program read



### **A.1.2 CLA Program Memory**

The behavior of the program memory depends on the state of the MMEMCFG[PROGE] bit. This bit controls whether the memory is mapped to CLA space or CPU space.

### • **MMEMCFG[PROGE] == 0**

In this case the memory is mapped to the CPU. The CLA will be halted and no tasks shoud be incoming.

- Any CLA fetch will be treated as an illegal opcode condition as described in [Section](#page-15-0) 3.4. This condition will not occur if the proper procedure is followed to map the program memory.
- CLA reads and writes cannot occur
- The memory block behaves as any normal SRAM block mapped to CPU memory space.

Priroty of accesses are (highest priority first):

- 1. CPU data write, program write, debug write
- 2. CPU data read, program read, debug read
- 3. CPU fetch, program read

## • **MMEMCFG[PROGE] == 1**

In this case the memory block is mapped to CLA space. The CPU can only make debug accesses.

- CLA reads and writes cannot occur
- CLA fetches are allowed
- CPU fetches return 0 which is an illegal opcode and will cause an ITRAP interrupt.
- CPU data reads and program reads return 0
- CPU data writes and program writes are ignored
- Priroty of accesses are (highest priority first):
- 1. CLA fetch
- 2. CPU debug write
- 3. CPU debug read
- **NOTE:** Because the CLA fetch has higher priority than CPU debug reads, it is possible for the CLA to permanently block debug accesses if the CLA is executing in a loop. This might occur when initially developing CLA code due to a bug. To avoid this issue, the program memory will return all 0x0000 for CPU debug reads (ignore writes) when the CLA is running. When the CLA is halted or idle then normal CPU debug read and write access can be performed.



## **A.1.3 CLA Data Memory**

There are two independent data memory blocks. The behavior of the data memory depends on the state of the MMEMCFG[RAM0E] and MMEMCFG[RAM1E] bits. These bits determine whether the memory blocks are mapped to CLA space or CPU space.

## • **MMEMCFG[RAMxE] == 0**

In this case the memory block is mapped to the CPU.

– CLA fetches cannot occur to this block.

- CLA reads return 0
- CLA writes are ignored
- The memory block behaves as any normal SARAM block mapped to the CPU memory space.

Priroty of accesses are (highest priority first):

- 1. CPU data write, program write, debug write
- 2. CPU data read, program read, debug read
- 3. CPU fetch, program read

## • **MMEMCFG[RAMxE] == 1**

In this case th ememory block is mapped to CLA space. The CPU can only make debug accesses.

- CLA fetches cannot occur to this block.
- CLA read and CLA writes are allowed.
- CPU fetches return 0
- CPU data reads and program reads return 0
- CPU data writes and program writes are ignored

Priroty of accesses are (highest priority first):

- 1. CLA write
- 2. CPU debug write
- 3. CPU debug read
- 4. CLA read

## **A.1.4 Peripheral Registers (ePWM, HRPWM, Comparator)**

Accesses to the registers follow these rules:

- If both the CPU and CLA request access at the same time, then the CLA will have priority and the main CPU is stalled.
- If a CPU access is in progress and another CPU access is pending, then the CLA will have priority over the pending CPU access. In this case the CLA access will begin when the current CPU access completes.
- While a CPU access is in progress any incoming CLA access will be stalled.
- While a CLA access is in progress any incoming CPU access will be stalled.
- A CPU write operation has priority over a CPU read operation.
- A CLA write operation has priority over a CLA read operation.
- If the CPU is performing a read-modify-write operation and the CLA performs a write to the same location, the CLA write may be lost if the operation occurs in-between the CPU read and write. For this reason, you should not mix CPU and CLA accesses to same location.

# **Appendix B Revision History**

This document has been revised because of the following technical change(s).





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:



Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated