Low Voltage / Low Power CMOS 16-bit Microcontrollers

TMP93CU44DF

1. **Outline and Device Characteristics**

The TMP93CU44 are high-speed, advanced 16-bit microcontrollers developed for controlling medium to large-scale equipment.

The TMP93CU44DF are housed in 80-pin flat package (P-QFP80-1420-0.80B). The device characteristics are as follows:

- (1)Original 16-bit CPU (900/L CPU)
 - TLCS-90 instruction mnemonic upward compatible
 - 16M-byte linear address space
 - General-purpose registers and register bank system
 - 16-bit multiplication / division and bit transfer / arithmetic instructions
 - Micro DMA: 4 channels (1.6 µs per 2 bytes at 20 MHz)
- (2)Minimum instruction execution time: 200 ns at 20 MHz
- (3)Internal RAM: 3 Kbytes

Internal ROM: 96 Kbytes

- (4) External memory expansion
 - Can be expanded up to 16-Mbytes (for both programs and data).
 - AM8/16 pin (select the external data bus width)
 - Can mix 8- and 16-bit external data buses. (Dynamic bus sizing)
- 8-bit timer: 4 channels (5)

000707EBP1

ullet For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.

Ouality and Reliability Assurance / Handling Precautions.
 TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products pecifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
 The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment office equipment measuring equipment industrial robotics adometric applications (computer, Texas)

personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high ("Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's one of the strand o own risk

ullet The products described in this document are subject to the foreign exchange and foreign trade laws.


The information contained in this document are subject to the foreign exchange and foreign trade laws. The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others. The information contained herein is subject to change without notice.



Purchase of TOSHIBA I² C components conveys a license under the Philips I² C Patent Rights to use these components in an I² C system, provided that the system conforms to the I² C Standard Specification as defined by Philips.

- (6) 16-bit timer: 2 channel
- (7)Serial interface: 2 channels
- Serial bus interface: 1 channel (8)
 - I²C bus mode
 - Clocked-synchronous 8-bit serial interface mode
- (9) 10-bit AD converter: 8 channels
- (10) High current output: 8 ports
- (11) Watchdog timer
- (12) Bus width / wait controller: 3 blocks
- (13) Interrupt functions: 33
 - 9 CPU interrupts

 - 17 internal interrupts
 7 ovternal interrupts
 7 ovternal interrupts
- (14) I/O ports: 62 pins
- Standby function: 4 halt modes (RUN, IDLE2, IDLE1, STOP) (15)
- (16) Clock gear function
 - High-frequency clock can be changed from fc to fc/16.
 - Dual clock Operation
- (17) Wide Range of Operating Voltage
 - Vcc = 2.7 to 5.5 V
- (18) Package
 - P-QFP80-1420-0.80B






Figure 1.1 TMP93CU44 Block Diagram

2. Pin Assignment and Functions

The assignment of input and output pins for the TMP93CU44, their names and functions are described below.

2.1 Pin Assignment

Figure 2.1 shows pin assignment of the TMP93CU44DF.




Figure 2.1 Pin Assignment (P-QFP80-1420-0.80B)

2.2 Pin Names and Functions

The names of input / output pins and their functions are described below. Table 2.2.1 Pin Names and Functions.

Pin name	Number of pins	I/O	Functions
P00 to P07		I/O	Port 0: I/O port that allows selection of I/O on a bit basis
/ AD0 to AD7	8	3-state	Address/data (lower): Bits 0 to 7 for address/data bus
P10 to P17		I/O	Port 1: I/O port that allows selection of I/O on a bit basis
/ AD8 to AD15	8	3-state	Address/data (upper): Bits 8 to 15 for address/data bus
/ A8 to A15		Output	Address: Bits 8 to 15 for address bus
P20 to P27		I/O	Port 2: I/O port that allows selection of I/O on a bit basis (with pull-up resistor)
/ A0 to A7	8	Output	Address: Bits 0 to 7 for address bus
/ A16 to A23		Output	Address: Bits 16 to 23 for address bus
P30		Output	Port 30: Output port
/ RD	1	Output	Read: Strobe signal for reading external memory
P31		Output	Port 31: Output port
/ WR	1	Output	Write: Strobe signal for writing data on pins AD0 to 7
P32		I/O	Port 32: I/O port (with pull-up resistor)
/ HWR	1	Output	High write: Strobe signal for writing data on pins AD8 to 15
/ SCK		I/O	Mode clock SBI SIO mode clock
P33		I/O	Port 33: I/O port
/ SO	1	Output	Serial Send Data
/ SDA		I/O	SBI I ² C bus mode channel data
P34		I/O	Port 34: I/O port
/ SI	1	Input	Serial Receive Data
/ SCL		I/O	SBI I ² C bus mode clock
P35		I/O	Port 35: I/O port
/ INT0	1	Input	Interrupt request pin 0: Interrupt request pin with programmable level/rising edge
P40		I/O	Port 40: I/O port
/ TIO	1	Input	Timer input 0: Timer 0 input
/ INT1		Input	Interrupt request pin 1: Interrupt request pin with rising edge 🏒
P41	4	I/O	Port 41: I/O port
/ TO3	1	Output	Timer output 3: 8-bit Timer 3 output
P42		I/O	Port 42: I/O port
/ TI4	1	Input	Timer input 4: Timer 4 input
/ INT4		Input	Interrupt request pin 4: Interrupt request pin with programmable rising / falling edge
P43		I/O	Port 43: I/O port
/ TI5	1	Input	Timer input 5: Timer 4 input
/ INT5		Input	Interrupt request pin 5: Interrupt request pin with rising edge 🖌
P44	4	I/O	Port 44: I/O port
/ TO4	1	Output	Timer output 4: Timer 4 output

Table 2.2.1 F	Pin Names ar	d Function (1/3)
---------------	--------------	------------------

Pin name	Number of pins	I/O	Functions
P45		I/O	Port 45: I/O port
/ TI6	1	Input	Timer input 6: Timer 5 input
/ INT6		Input	Interrupt request pin 6: Interrupt request pin with programmable
			rising / falling edge
P46			Port 46: I/O port
/ TI7		-	Timer input 7: Timer 5 input
/ INT7		-	Interrupt request pin 7: Interrupt request pin with rising edge $-$
P47	1	I/O	Port 47: I/O port
/ TO6	'		Timer output 6: Timer 5 output pin
P50 to P52, P54 to P57	7	Input	Port 50 to Port 52, Port 54 to Port 57: Input port
/ AN0 to AN2, AN4 to AN7	,	Input	Analog input: Analog signal input for AD converter
P53		Input	Port53: Input Port
/ AN3	1	Input	Analog input: Analog signal input for AD converter
/ ADTRG		Input	AD converter external start trigger input
P60		I/O	Port 60: I/O port (with pull-up resistor)
/TXD0		Output	Serial send data 0
P61			Port 61: I/O port (with pull-up resistor)
/RXD0			Serial receive data 0
P62		· · · · ·	Port 62: I/O port (with pull-up resistor)
/ <u>CTS0</u>	1		Serial data send enable 0 (Clear to Send)
/ SCLK0			Serial Clock I/O 0
P63		I/O	Port 63: I/O port (with pull-up resistor)
/TXD1			Serial send data 1
P64			Port 64: I/O port (with pull-up resistor)
/RXD1	1		Serial receive data 1
P65		· · · · ·	Port 65: I/O port (with pull-up resistor)
/ <u>CTS1</u>			Serial data send enable 1 (Clear to Send)
/ SCLK1		-	Serial clock I/O 1
P70			Port 70: I/O port (High current output available)
/WAIT	1		WAIT: Pin used to request CPU bus wait (It is active in 1 WAIT + N
		mput	mode. Set by the Bus-width/wait control register.)
P71 to P77	7	1/0	Port 71 to Port 77: I/O port (High current output available)
			Non-maskable interrupt request pin: Interrupt request pin with
NMI	1		falling edge. Can also be operated at falling and rising edges by program.
		Output	
CLK	1		Pulled-up during reset.
			Can be disabled for reducing noise.
ĒA	1	Input	External access: "1" should be inputted with TMP93CU44.

Table 2.2.1 Pin Names and Function (2/3)

Pin name	Number of pins	I/O	Functions
AM8/16	1	Input	Address Mode: Selects external Data Bus width. "1" should be inputted. The Data Bus Width for external access is set by Chip Select / WAIT Control register, Port 1 Control register.
ALE	1	Output	Address Latch Enable Can be disabled for reducing noise.
RESET	1	Input	Reset: Initializes TMP93CU44. (With pull-up resistor)
VREFH	1	Input	Pin for high level reference voltage input to AD converter
VREFL	1	Input	Pin for low level reference voltage input to AD converter
AVCC	1		Power supply pin for AD converter
AVSS	1		GND pin for AD converter (0 V)
X1	1	Input	High Frequency Oscillator connecting pin
X2	1	Output	High Frequency Oscillator connecting pin
P66	1	I/O	Port 66: I/O port (Open Drain Output)
/ XT1	I	Input	Low Frequency Oscillator connecting pin
P67	1	I/O	Port 67: I/O port (Open Drain Output)
/ XT2	I	Output	Low Frequency Oscillator connecting pin
TEST1/TEST2	2	/ Output Input	TEST1 Should be connected with TEST2 pin.
vcc	2		Power supply pin (All VCC pins should be connected with GND (0 V).)
VSS	2		GND pin (0 V) (All VSS pins should be connected with GND (0 V).)

Table 2.2.1	Pin Names and Function (3/3)

Note: Built-in Pull-up resistors can be released from the pins other than the $\overline{\text{RESET}}$ pin by software.

3. Operation

This section describes the functions and basic operational blocks of TMP93CU44 devices.

3.1 CPU

TMP93CU44 devices have a built-in high-performance 16-bit CPU (900/L CPU). (For CPU operation, see TLCS-900/L CPU in the previous section)

3.2 Memory Map

Figure 3.2.1 is a memory map of the TMP93CU44.




Figure 3.2.1 Memory map

- 4. Electrical Characteristics
- 4.1 Absolute Maximum Ratings (TMP93CU44DF)

"X" used in an expression shows a cycle of clock fFPH selected by SYSCR1 < SYSCK>. If a clock gear or a low speed oscillator is selected, a value of "X" is different. The value as an example is calculated at fc, gear = 1/fc (SYSCR1 < SYSCK, GEAR 2 to 0 > = "0000").

Parameter	Symbol	Rating	Unit
Power Supply Voltage	Vcc	– 0.5 to 6.5	V
Input Voltage	V _{IN}	– 0.5 to Vcc + 0.5	V
Output current (Per 1 pin) P7	I _{OL1}	20	mA
Output current (Per 1 pin) except P7	I _{OL2}	2	mA
Output Current (P7 total)	ΣI_{OL1}	80	mA
Output Current (total)	Σl _{OL}	120	mA
Output Current (total)	Σ I _{OH}	- 80	mA
Power Dissipation (Ta = 85° C)	PD	350	mW
Soldering Temperature (10 s)	T _{SOLDER}	260	°C
Storage Temperature	T _{STG}	– 65 to 150	°C
Operating Temperature	T _{OPR}	– 40 to 85	°C

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

4.2 DC Characteristics (1/2)

Ta = - 40 to 85°C Parameter Symbol Condition Min Typ. (Note) Max Unit fc = 4 to 20 MHz4.5 $f_{s} = 30 \text{ to}$ V **Power Supply Voltage** Vcc 5.5 fc = 4 to 12.5 MHz 34 kHz 2.7 $Vcc \ge 4.5 V$ 0.8 AD0 to 15 VIL Vcc < 4.5 V 0.6 Input Low Port2 to 7 (except P35) 0.3 Vcc V_{IL1} -0.3 Voltage RESET, NMI, INTO 0.25 Vcc V_{IL2} Vcc = 2.7 to 5.5 V EA, AM8/16 V_{IL3} 0.3 X1 0.2 Vcc V_{IL4} v $Vcc \ge 4.5 V$ 2.2 AD0 to 15 VIH 2.0 Vcc < 4.5 V.... Input High Port2 to 7 (except P35) 0.7 Vcc V_{IH1} Voltage Vcc + 0.3 RESET, NMI, INTO 0.75 Vcc V_{IH2} Vcc = 2.7 to 5.5 V EA, AM8/16 Vcc – 0.3 V_{IH3} 0.8 Vcc X1 VIH4 $I_{OI} = 1.6 \text{ mA}$ 0.45 V **Output Low Voltage** VOL (Vcc = 2.7 to 5.5 V) $(Vcc = 5 V \pm 10\%)$ 16 $V_{OL} = 1.0V$ Output Low current (P7) mΑ IOL7 7 $(Vcc = 3 V \pm 10\%)$ $I_{OH} = -400 \ \mu A$ VOH1 2.4 V $(Vcc = 3 V \pm 10\%)$ Output High Voltage . $I_{OH} = -400 \ \mu A$ 4.2 V V_{OH2} $(Vcc = 5 V \pm 10\%)$

Note: Typical values are for $Ta = 25^{\circ}C$ and $V_{CC} = 5$ V unless otherwise noted.


4.2 DC Characteristics (2/2)

Parameter	Symbol		Min	Typ.(Note1)	Max	Unit
Darlington Drive Current (8 Output Pins Max)	I _{DAR} (Note2)	V _{EXT} = 1.5 V R _{EXT} = 1.1 kΩ (Vcc = 5 V ± 10% only)	- 1.0		- 3.5	mA
Input Leakage Current	ILI	$0.0 \leq V_{IN} \leq V_{CC}$		0.02	± 5	μA
Output Leakage Current	ILO	$0.2 \leqq V_{\text{IN}} \leqq V_{\text{CC}} - 0.2$		0.05	± 10	
Power Down Voltage (at STOP, RAM Back up)	V _{STOP}	V _{IL2} = 0.2 Vcc, V _{IH2} = 0.8 Vcc	2.0		6.0	<
RESET Pull Up Resistance	R _{RST}	Vcc = 5.5 V Vcc = 4.5 V Vcc = 3.3 V Vcc = 2.7 V	45 50 70 90		130 160 280 400	
Pin Capacitance	CIO	fc = 1 MHz			10	pF
<u>Schmitt_Wi</u> dth RESET, NMI, INT0	V _{TH}		0.4	1.0		V
Programmable Pull Up Resistance	R _{KH}	Vcc = 5.5 V Vcc = 4.5 V Vcc = 3.3 V Vcc = 2.7 V	45 50 70 90		130 160 280 400	• k Ω
NORMAL (Note3) RUN IDLE2 IDLE1	lcc	Vcc = 5 V ± 10% fc = 20 MHz		21 17 12.5 2.5	28 25 17 4	- mA
NORMAL (Note3) RUN IDLE2 IDLE1		Vcc = 3 V ± 10% fc = 12.5 MHz (Typ.: Vcc = 3.0 V)		7 5.5 4.5 0.7	10 9 6 1	
SLOW (Note3) RUN IDLE2 IDLE1		Vcc = 3 V ± 10% fs = 32.768 kHz (Typ.: Vcc = 3.0 V)		20 16 11 4	35 30 25 15	μΑ
STOP		$ \begin{array}{c c} Ta \leq 50^{\circ}C \\ Ta \leq 70^{\circ}C \\ Ta \leq 85^{\circ}C \end{array} Vcc = 2.7 V \\ to 5.5 V \end{array} $		0.2	10 20 50	μA

Note 1: Typical values are for Ta = 25 $^\circ C$ and V_{CC} = 5 V unless otherwise noted.

- Note 2: I_{DAR} is guranteed for total of up to 8 ports.
- Note 3: I_{CC} measurement conditions (NORMAL, SLOW). Only CPU is operational; output pins are open and input pins are fixed.

(Reference) Definition of IDAR



4.3 AC Characteristics

(1) $Vcc = 5 V \pm 10\%$

No.	Parameter	Sumbol	Vari	able	16 N	ЛНz	20 N	/Hz	Unit
INO.	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
1	Osc. Period (=X)	tosc	50	31250	62.5		50		ns
2	CLK pulse width	t _{CLK}	2X – 40		85		60		ns
3	A0 to 23 Valid \rightarrow CLK Hold	t _{AK}	0.5X – 20		11		5		ns
4	CLK Valid \rightarrow A0 to 23 Hold	t _{KA}	1.5X – 70		24		5		ns
5	A0 to 15 Valid \rightarrow ALE fall	t _{AL}	0.5X – 15		16		10		ns
6	ALE fall \rightarrow A0 to 15 Hold	t _{LA}	0.5X – 20		11		5		ns
7	ALE High pulse width	t _{LL}	X – 40		23		10		ns
8	ALE fall $\rightarrow \overline{RD}/\overline{WR}$ fall	t _{LC}	0.5X – 25		6		0		ns
9	$\overline{RD}/\overline{WR}$ rise \rightarrow ALE rise	t _{CL}	0.5X – 20		11		5		ns
10	A0 to 15 Valid $\rightarrow \overline{RD}/\overline{WR}$ fall	t _{ACL}	X – 25		38		25		ns
11	A0 to 23 Valid $\rightarrow \overline{RD}/\overline{WR}$ fall	t _{ACH}	1.5X – 50		44		25		ns
12	$\overline{\text{RD}}/\overline{\text{WR}}$ rise \rightarrow A0 to 23 Hold	tcA	0.5X – 25		6		0		ns
13	A0 to 15 Valid \rightarrow D0 to 15 input	t _{ADL}		3.0X – 55		133		95	ns
14	A0 to 23 Valid \rightarrow D0 to 15 input	t _{ADH}		3.5X – 65		154		110	ns
15	$\overline{\text{RD}}$ fall \rightarrow D0 to 15 input	t _{RD}		2.0X – 60		65		40	ns
16	RD Low pulse width	t _{RR}	2.0X – 40		85		60		ns
17	$\overline{\text{RD}}$ rise \rightarrow D0 to 15 Hold	t _{HR}	0		0		0		ns
18	$\overline{\text{RD}}$ rise \rightarrow A0 to 15output	t _{RAE}	X – 15		48		35		ns
19	WR Low pulse width	tww	2.0X – 40		85		60		ns
20	D0 to 15 Valid $\rightarrow \overline{WR}$ rise	t _{DW}	2.0X – 55		70		45		ns
21	$\overline{\text{WR}}$ rise \rightarrow D0 to 15 Hold	t _{WD}	0.5X – 15		16		10		ns
22	A0 to 23 Valid $\rightarrow \overline{\text{WAIT}}$ input $\binom{1 \text{ WAIT}}{+ \text{ n mode}}$	t _{AWH}		3.5X – 90		129		85	ns
23	A0 to 15 Valid \rightarrow WAIT input $\begin{pmatrix} 1 \text{ WAIT} \\ + n \text{ mode} \end{pmatrix}$	t _{AWL}		3.0X – 80		108		70	ns
24	$\overline{\text{RD}}/\overline{\text{WR}} \text{ fall} \rightarrow \overline{\text{WAIT}} \text{ Hold } (^{1 \text{ WAIT}}_{+ \text{ n mode}})$	tcw	2.0X + 0		125		100		ns
25	A0 to 23 Valid \rightarrow PORT input	t _{APH}		2.5X – 120		36		5	ns
26	A0 to 23 Valid \rightarrow PORT Hold	t _{APH2}	2.5X + 50		206		175		ns
27	WR rise→PORT Valid	t _{CP}		200		200		200	ns

AC Measuring Conditions

- Output Level: High 2.2 V / Low 0.8 V, CL = 50 pF (However CL = 100 pF for AD0 to AD15, A0 to A23, ALE, RD, WR, HWR, CLK)
- Input Level: High 2.4 V / Low 0.45 V (AD0 to AD15) High 0.8 × Vcc / Low 0.2 × Vcc (Except for AD0 to AD15)

(2) $Vcc = 3 V \pm 10\%$


No.	Parameter	Suma had	Vari	able	12.5	MHz	Unit
INO.	Parameter	Symbol	Min	Max	Min	Max	Unit
1	Osc. Period (= X)	tosc	80	31250	80		ns
2	CLK pulse width	t _{CLK}	2X – 40		120		ns
3	A0 to 23 Valid \rightarrow CLK Hold	t _{AK}	0.5X – 30		10		ns
4	CLK Valid \rightarrow A0 to 23 Hold	t _{KA}	1.5X – 80		40		ns
5	A0 to 15 Valid \rightarrow ALE fall	t _{AL}	0.5X – 35		5		ns
6	ALE fall \rightarrow A0 to 15 Hold	t _{LA}	0.5X – 35		5		ns
7	ALE High pulse width	t _{LL}	X – 60		20		ns
8	ALE fall $\rightarrow \overline{RD}/\overline{WR}$ fall	t _{LC}	0.5X – 35		5		ns
9	$\overline{RD}/\overline{WR}$ rise \rightarrow ALE rise	t _{CL}	0.5X – 40		0		ns
10	A0 to 15 Valid $\rightarrow \overline{RD}/\overline{WR}$ fall	t _{ACL}	X – 50		30		ns
11	A0 to 23 Valid $\rightarrow \overline{RD}/\overline{WR}$ fall	t _{ACH}	1.5X – 50		70		ns
12	$\overline{\text{RD}}/\overline{\text{WR}}$ rise \rightarrow A0 to 23 Hold	t _{CA}	0.5X – 40		0		ns
13	A0 to 15 Valid \rightarrow D0 to 15 input	t _{ADL}		3.0X – 110		130	ns
14	A0 to 23 Valid \rightarrow D0 to 15 input	t _{ADH}		3.5X – 125		155	ns
15	$\overline{\text{RD}}$ fall \rightarrow D0 to 15 input	t _{RD}		2.0X – 115		45	ns
16	RD Low pulse width	t _{RR}	2.0X – 40		120		ns
17	$\overline{\text{RD}}$ rise \rightarrow D0 to 15 Hold	t _{HR}	0		0		ns
18	$\overline{\text{RD}}$ rise \rightarrow A0 to 15output	t _{RAE}	X – 25		55		ns
19	WR Low pulse width	tww	2.0X – 40		120		ns
20	D0 to 15 Valid $\rightarrow \overline{WR}$ rise	t _{DW}	2.0X – 120		40		ns
21	$\overline{\text{WR}}$ rise \rightarrow D0 to 15 Hold	t _{WD}	0.5X – 40		0		ns
22	A0 to 23 Valid \rightarrow WAIT input (^{1 WAIT} $_{+ n \text{ mode}}$)	tawн		3.5X – 130		150	ns
23	A0 to 15 Valid $\rightarrow \overline{\text{WAIT}}$ input $\binom{1 \text{ WAIT}}{+ n \text{ mode}}$	tawl		3.0X – 100		140	ns
	$\overline{\text{RD}}/\overline{\text{WR}} \text{ fall} \rightarrow \overline{\text{WAIT}} \text{ Hold } (^{1 \text{ WAIT}}_{+ \text{ n mode}})$	tcw	2.0X + 0		160		ns
25	A0 to 23 Valid \rightarrow PORT input	t _{APH}		2.5X – 195		5	ns
26	A0 to 23 Valid \rightarrow PORT Hold	t _{APH2}	2.5X + 50		250		ns
27	$\overline{\text{WR}}$ rise \rightarrow PORT Valid	t _{CP}		200		200	ns

AC Measuring Conditions

- Output Level: High 0.7 × V_{CC} / Low 0.3 × V_{CC}, CL = 50 pF
- Input Level: High 0.9 × V_{CC} / Low 0.1 × V_{CC}


TOSHIBA

(3) Read Cycle



TOSHIBA

(4) Write Cycle



4.4 Serial Channel Timing

(1) I/O Interface Mode

$\textcircled{1} \quad \textbf{SCLK Input Mode}$

Parameter	Symbol	Varia	32.768	12.5 MHz		20 MHz		Unit		
Faranieter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
SCLK cycle	t _{SCY}	16X		488 μs		1.28		0.8		μs
Output Data \rightarrow falling edge of SCLK	t _{OSS}	t _{SCY} /2 – 5X – 50		9 1.5 μs		190		100		ns
SCLK rising / falling edge → Output Data hold	t _{OHS}	5X – 100		152 μs		300		150		ns
SCLK rising / falling edge → Input Data hold	t _{HSR}	0		0		0		0		ns
SCLK rising / falling edge → effective data input	t _{SRD}		t _{SCY} – 5X – 100		336 µs		780		450	ns


Note 1: When fs is used as system clock or fs divided by 4 is used as input clock to prescaler.

Note 2: SCLK rising/falling timing; SCLK rising in the rising mode of SCLK, SCLK falling in the falling mode of SCLK.

② SCLK Output Mode

Parameter	Symbol	Varia	32.768	(Note) 3 MHz	12.5 MHz		20 MHz		Unit	
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
SCLK cycle (Programmable)	t _{SCY}	16X	8192X	488 μs	250 ms	1.28	655.36	0.8	409.6	μs
Output Data \rightarrow SCLK rising edge	t _{oss}	t _{SCY} – 2X – 150		427 μ s		970		550		ns
SCLK rising edge \rightarrow Output Data hold	t _{OHS}	2X - 80		6 0 μs		80		20		ns
SCLK rising edge \rightarrow Input Data hold	t _{HSR}	0		0		0		0		ns
SCLK rising edge \rightarrow effective Data input	t _{SRD}		t _{SCY} – 2X – 150		428 μ s		970		550	ns

Note: When fs is used as system clock or fs divided by 4 is used as input clock to prescaler.



(2) UART Mode (SCLK0, 1 are external input)

Parameter	Sumbol	Variable		32.768 kHz ^(Note)		12.5 MHz		20 MHz		Unit
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
SCLK cycle	t _{SCY}	4X + 20		122 μs		340		220		ns
SCLK Low level pulse width	t _{SCYL}	2X + 5		6 μs		165		105		ns
SCLK High level pulse width	t _{SCYH}	2X + 5		6 μs		165		105		ns

Note: When fs is used as system clock or fs divided by 4 is used as input clock to prescaler.

4.5 **AD** Conversion Characteristics

				$AV_{CC} = V_{CC}, AV_{SS} = V_{SS}$			
Parameter	Symbol	Power Supply	Min	Тур.	Max	Unit	
Analog reference voltage (+)	M	V _{CC} = 5 V ± 10%	V _{CC} – 0.2 V	V _{CC}	V _{CC}		
	V _{REFH}	V _{CC} = 3 V ± 10%	V _{CC} – 0.2 V	V _{CC}	V _{CC}		
	V _{REFL}	V _{CC} = 5 V ± 10%	V _{SS}	V _{SS}	V _{SS} + 0.2 V	V	
Analog reference voltage (–)		V _{CC} = 3 V ± 10%	V _{SS}	V _{SS}	V _{SS} + 0.2 V		
Analog input voltage range	V _{AIN}		V _{REFL}		V _{REFH}		
Analog current for analog reference voltage		V _{CC} = 5 V ± 10%		0.5	1.5		
<vrefon> = 1</vrefon>	I _{REF} (V _{REFL} = 0 V)	V _{CC} = 3 V ± 10%		0.3	0.9	- mA	
<vrefon> = 0</vrefon>	(VREFL = 0 V)	V _{CC} = 2.7 to 5.5 V		0.02	5.0	μA	
Error		$V_{CC} = 5 V \pm 10\%$		± 1.0	± 3.0	LSB	
(except quantization errors)	_	$V_{CC} = 3 V \pm 10\%$		± 1.0	± 5.0		

Note 1: 1LSB = $(V_{REFH} - V_{REFL}) / 2^{10} [V]$

Note 2: The operation above is guaranteed for $f_{FPH} \geqq 4 \text{ MHz}.$

Note 3: The value I_{CC} includes the current which flows through the AVCC pin.

4.6 Event Counter Input Clock (external input clock: TI0, TI4, TI5, TI6, TI7)

Parameter	Symbol	Variable		12.5 MHz		20 MHz		Unit
		Min	Max	Min	Max	Min	Max	Unit
Clock Cycle	t _{VCK}	8X + 100		740		500		ns
Low level clock Pulse width	t _{VCKL}	4X + 40		360		240		ns
High level clock Pulse width	t _{VCKH}	4X + 40		360		240		ns

Interrupt and Capture Operation 4.7

(1) NMI, INTO Interrupts

Parameter	Symbol	Variable		12.5 MHz		20 MHz		Unit
		Min	Max	Min	Max	Min	Max	Unit
NMI, INTO Low level Pulse width	t _{INTAL}	4X		320		200		ns
NMI, INTO High level Pulse width	t _{INTAH}	4X		320		200		ns

(2) INT1, 4 to 7 Interrupts and Capture


Parameter	Symbol	Variable		12.5 MHz		20 MHz		Unit
		Min	Max	Min	Max	Min	Max	Unit
INT1, INT4 to INT7 Low level Pulse width	t _{INTBL}	4X + 100		420		300		ns
INT1, INT4 to INT7 High level Pulse width	t _{INTBH}	4X + 100		420		300		ns

4.8 Serial Bus Interface Timing

(1) I²C bus Mode

Parameter	Gumbal		Unit		
	Symbol	Min	Тур.	Max	Unit
START command \rightarrow SDA fall	t _{GSTA}	3X			s
Hold time START condition	t _{hd:sta}	2 ⁿ X			s
SCL Low level pulse width	t _{LOW}	2 ⁿ X			s
SCL High level pulse width	t _{HIGH}	2°X + 12X			s
Data hold time (input)	t _{HD} :IDAT	0			ns
Data set-up time (input)	t _{su} : _{IDAT}	250			ns
Data hold time (output)	t _{hd} :odat	7X		11X	s
Data output \rightarrow SCL Rising edge	t _{ODAT}		2 ⁿ X – t _{HD} : _{ODAT}		s
STOP command \rightarrow SDA fall	t _{FSDA}	3X			s
SDA Falling edge \rightarrow SCL Rising edge	t _{FDRC}	2 ⁿ X			s
Set-up time STOP condition	t _{SU} : _{STO}	2°X + 16X			s

Note: "n" value is set by SBICR1 < SCK2 to 0>



TOSHIBA

(2) Clocked-synchronous 8-bit SIO Mode

① SCK Input Mode

Parameter	Sumbol	Varia	Unit	
Parameter	Symbol	Min	Max	Unit
SCK cycle	t _{SCY2}	2⁵X		s
SCK falling edge→Output data hold	t _{OHS2}	6X		s
Output data \rightarrow SCK rising edge	t _{OSS2}	t _{SCY2} – 6X		s
SCK rising edge→Input data hold	t _{HSR2}	6X		ns
Input data→ SCK rising edge	t _{ISS2}	0		ns

② SCK Output Mode

Parameter	Symbol	Varia	Unit	
Parameter	Symbol	Min	Max	Unit
SCK cycle	t _{SCY2}	2⁵X	2 ¹¹ X	s
SCK falling edge \rightarrow Output data hold	t _{OHS2}	2X		s
Output data→SCK rising edge	t _{OSS2}	t _{SCY2} – 2X		s
SCK rising edge \rightarrow Input data hold	t _{HSR2}	2X		s
Input data \rightarrow SCK rising edge	t _{ISS2}	0		ns

