
CMOS 8-Bit Microcontroller

#### TMP86P808DM

The TMP86P808 is a high-speed, high-performance 8-bit single chip microcomputer, which has 8 Kbytes One-Time PROM. The TMP86P808 is pin compatible with the TMP86C408/808. The operations possible with the TMP86C408/808 can be performed by writing programs to PROM. The TMP86P808 can write and verify in the same way as the TC571000D/AD using an adapter socket and a general-purpose PROM programmer.

Product No.	ROM	RAM	Package	Adapter socket
TMP86P808DM	8 K × 8 bits	256 × 8 bits	P-SSOP30-56-0.65	BM11183



 For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.
 TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA

making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments transportation instruments traffic signal instruments. transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's

The products described in this document are subject to the foreign exchange and foreign trade laws.


The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

86P808-1 2002-11-27

## Pin Assignments (Top View)

## P-SSOP30-56-0.65



# **Pin Functions**

The TMP86P808 has two modes: MCU and PROM.

## (1) MCU mode

In this mode, the TMP86P808 is pin compatible with the TMP86C408/808 (fix the TEST pin at low level).

## (2) PROM mode

Pin Name (PROM mode)	Input/Output	Functions	Pin name (MCU mode)
A16			P37
A15 to A8	Input	Program memory address inputs	P07 to P00
A7 to A0			P07 to P00
D7 to D0	1/0	Program memory data input/outputs	P07 to P00
CE		Chip enable signal input	P34
ŌĒ		Output enable signal input	P33
PGM	Input	Program mode signal input	P35
DIDS		PROM	P32
VPP		+ 12.75 V/5 V (Program supply voltage)	TEST
vcc	Power supply	+ 6.25 V/5 V	VDD
GND		0 V	VSS
P11, P21		PROM mode setting pins. Be fixed at high level.	
P10, P12, P20, P22, P36	1/0		
RESET		PROM mode setting pins. Be fixed at low level.	
CLK	Input	Input a clock from the outside.	XIN
XOUT	Output	Open	

## **Operational Description**

The configuration and function of the TMP86P808 are the same as those of the TMP86C408/808, except in that a one-time PROM is used instead of an on-chip mask ROM.

#### 1. Operating Mode

The TMP86P808 has two modes: MCU and PROM.

## 1.1 MCU Mode

The MCU mode is activated by fixing the TEST/VPP pin at low level.

In the MCU mode, operation is the same as with the TMP86C408/808 (TEST/VPP pin cannot be used open because it has no built in pull-down resistance.)

#### 1.1.1 Program Memory

The TMP86P808 have an 8 Kbytes (addresses E000 to  $FFFF_H$  in the MCU mode, addresses 0000 to  $1FFF_H$  in the PROM mode) one-time PROM.

When the TMP86P808 is used as a system evaluation of the TMP86C408/808, the data is written to the program storage area shown in Figure 1-1.




Figure 1-1. Program Memory Area

Note: Either write the data FF<sub>H</sub> to the unused area or set the general-purpose PROM programmer to access only the program storage area

86P808-4 2002-11-27

#### **Electrical Characteristics**

Absolute Maximum Ratings  $(V_{SS} = 0 V)$ 

Parameter	Symbol	Pins	Rating	Unit
Supply Voltage	$V_{\mathrm{DD}}$		- 0.3 to 6.5	
Input Voltage	V <sub>IN</sub>		- 0.3 to V <sub>DD</sub> + 0.3	١,,
Output Valtage	V <sub>OUT1</sub>	P21, P22, RESET, Tri-state Port	- 0.3 to V <sub>DD</sub> + 0.3	V
Output Voltage	V <sub>DD</sub> − 0.3         V <sub>IN</sub> − 0.3 to No.         V <sub>OUT1</sub> P21, P22, RESET, Tri-state Port       − 0.3 to No.         V <sub>OUT2</sub> P20, Sink Open Drain Port       − 0.3         I <sub>OUT1</sub> I <sub>OH</sub> P0, P1, P3 Port       −         I <sub>OUT2</sub> I <sub>OL</sub> P1, P2, P3 Port       3         I <sub>OUT3</sub> I <sub>OL</sub> P0 Port       3         ∑ I <sub>OUT1</sub> P0, P1, P3 Port       −         ∑ I <sub>OUT2</sub> P1, P2, P3 Port       6         ∑ I <sub>OUT3</sub> P0 Port       8         PC]       PD       14         e)       Tsld       260 (         Tstg       − 55 ft	- 0.3 to 5.5		
	I <sub>OUT1</sub> I <sub>OH</sub>	P0, P1, P3 Port	- 1.8	
Output Current (Per 1 pin)	I <sub>OUT2</sub> I <sub>OL</sub>	P1, P2, P3 Port	3.2	
	I <sub>OUT3</sub> I <sub>OL</sub>	P0 Port	30	] <sub></sub> ,
	Σ I <sub>OUT1</sub>	P0, P1, P3 Port	- 30	mA
Output Current (Total)		P1, P2, P3 Port	60	
	Σ I <sub>OUT3</sub>	P0 Port	80	
Power Dissipation [T <sub>opr</sub> = 85°C]	PD		145	mW
Soldering Temperature (time)	Tsld		260 (10 s)	
Storage Temperature	Tstg		– 55 to 150	°c
Operating Temperature	Topr		- 40 to 85	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Condition

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$ 

Parameter	Symbol	Pins		Condition	Min	Max	Unit
				NORMAL1, 2 mode	4.5		
			fc = 16 MHz   IDLE0, 1, 2 mode	4.5			
				NORMAL1, 2 mode			
Supply Voltage	$V_{DD}$		fc = 8 MHz	IDLE0, 1, 2 mode		5.5	
			fs =	SLOW1, 2 mode	2.7		
			32.768 kHz	SLEEP0, 1, 2 mode			
				STOP mode			V
	V <sub>IH1</sub>	Except Hysteresis input	$V_{DD} \ge 4.5 \text{ V}$ $V_{DD} < 4.5 \text{ V}$		$V_{DD} \times 0.70$		
Input high Level	V <sub>IH2</sub>	Hysteresis input			$V_{DD} \times 0.75$	$V_{DD}$	
	V <sub>IH3</sub>				$V_{DD} \times 0.90$		
	$V_{IL1}$	Except Hysteresis input	V <sub>DD</sub> ≧ 4.5 V			$V_{DD} \times 0.30$	
Input low Level	$V_{IL2}$	Hysteresis input	v	DD = 4.3 V	0	$V_{DD} \times 0.25$	
	$V_{IL3}$		V	<sub>'DD</sub> < 4.5 V		$V_{DD} \times 0.10$	
	fc	XIN, XOUT	V <sub>DD</sub> = 2.7 to 5.5 V		1.0	8.0	MHz
Clock Frequency	10	AIN, AUU	V <sub>DD</sub> = 4.5 to 5.5 V		1.0	16.0	IVITZ
	fs	XTIN, XTOUT	V <sub>DD</sub>	= 2.7 to 5.5 V	30.0	34.0	kHz

Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

#### **DC Standard**

DC Characteristics  $(V_{SS} = 0 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$ 

Parameter	Symbol	Pins	Condition	Min	Тур.	Max	Unit
Hysteresis Voltage	$V_{HS}$	Hysteresis input		_	0.9	-	V
	I <sub>IN1</sub>	TEST				± 2	
Input Current	I <sub>IN2</sub>	Sink Open Drain, Tri-state Port	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V/0 V}$	-	-		μA
	I <sub>IN3</sub>	RESET, STOP					
Input Resistance	R <sub>IN</sub>	RESET Pull-Up		100	220	450	kΩ
Output Leakage Current	I <sub>LO</sub>	Sink Open Drain, Tri-state Port	$V_{DD} = 5.5 \text{ V}, V_{OUT} = 5.5 \text{ V/0 V}$	-	-	± 2	μΑ
Output High Voltage	V <sub>OH</sub>	P0, P1, P3 Port	$V_{DD} = 4.5 \text{ V}, I_{OH} = -0.7 \text{ mA}$	4.1	-	-	\ \
Output Low Voltage	$V_{OL}$	P1, P2, P3 Port	$V_{DD} = 4.5 \text{ V}, I_{OL} = 1.6 \text{ mA}$	_	_	0.4	L
Output Low Current	l <sub>OL</sub>	High Current Port (P0 Port)	$V_{DD} = 4.5 \text{ V}, V_{OL} = 1.0 \text{ V}$	_	20	_	
Supply Current in			V <sub>DD</sub> = 5.5 V		7.5	9.0	mA
NORMAL 1, 2 mode			V <sub>IN</sub> = 5.3/0.2 V	-	7.5	9.0	] '''^ <b> </b>
Supply Current in			fc = 16.0 MHz		5.5	6.5	
IDLE 0, 1, 2 mode			fs = 32.768 kHz		3.3	0.5	
Supply Current in					14.0	25.0	
SLOW 1 mode	] ,		V <sub>DD</sub> = 3.0 V		14.0	23.0	
Supply Current in	I <sub>DD</sub>		$V_{DD} = 3.0 \text{ V}$ $V_{IN} = 2.8 \text{ V}/0.2 \text{ V}$		7.0	15.0	
SLEEP 1 mode			fs = 32.768 kHz	_	7.0	13.0	
Supply Current in			15 = 32.766 KHZ		6.0	15.0	μΑ
SLEEP 0 mode				_	0.0	13.0	
Supply Current in			V <sub>DD</sub> = 5.5 V		0.5	10.0	
STOP mode			V <sub>IN</sub> = 5.3 V/0.2 V	_	0.3	10.0	

Note 1: Typical values show those at Topr = 25°C,  $V_{DD}$  = 5 V

Note 2: Input current ( $I_{IN1}$ ,  $I_{IN3}$ ); The current through pull-up or pull-down resistor is not included.

Note 3: IDD does not include IREF current.

Note 4: The power supply current in STOP2 and SLEEP2 modes each are the same as in IDLE0, 1, and 2 modes.

**AD Conversion Characteristics** 

(V<sub>SS</sub> = 0.0 V, 4.5 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, Topr = -40 to 85°C)

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog Input Voltage	V <sub>AIN</sub>		V <sub>SS</sub>	_	$V_{DD}$	V
Power Supply Current of Analog Reference Voltage	I <sub>REF</sub>	$V_{DD} = 5.5 V$ $V_{SS} = 0.0 V$	-	0.6	1.0	mA
Non linearity Error			-	_	± 1	
Zero Point Error		$V_{DD} = 5.0 V,$	-	_	± 1	LSB
Full Scale Error		$V_{DD} = 5.0 \text{ V},$ $V_{SS} = 0.0 \text{ V}$	-	_	± 1	1 135
Total Error			-	_	± 2	

$$(V_{SS} = 0.0 \text{ V}, 2.7 \text{ V} \le V_{DD} < 4.5 \text{ V}, \text{Topr} = -40 \text{ to } 85^{\circ}\text{C})$$

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog Input Voltage	V <sub>AIN</sub>		V <sub>SS</sub>	-	$V_{DD}$	٧
Power Supply Current of Analog Reference Voltage	I <sub>REF</sub>	$V_{DD} = 4.5 V$ $V_{SS} = 0.0 V$	-	0.5	0.8	mA
Non linearity Error			-	-	± 1	
Zero Point Error		$V_{DD} = 2.7 V,$	-	-	± 1	LSB
Full Scale Error		$V_{DD} = 2.7 \text{ V},$ $V_{SS} = 0.0 \text{ V}$	-	-	± 1	"35
Total Error			-	-	± 2	

- Note 1: The total error includes all errors except a quantization error, and is defined as a maximum deviation from the ideal conversion line.
- Note 2: Conversion time is different in recommended value by power supply voltage.
  About conversion time, please refer to "2.10.2 Register Configuration".
- Note 3: Please use input voltage to AIN input Pin in limit of V<sub>DD</sub> V<sub>SS</sub>. When voltage of range outside is input, conversion value becomes unsettled and gives affect to other channel conversion value.
- Note 4: The relevant pin for  $I_{REF}$  is  $V_{DD}$ , so that the current flowing into  $V_{DD}$  is the power supply current  $I_{DD} + I_{REF}$ .

**SEI Operating Conditions (Slave mode)** 

 $(V_{SS} = 0.0 \text{ V}, 2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}, Topr = -40 \text{ to } 85^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Transfer Rate			15.625 k	_	fc/4	bps

86P808-13 2002-11-27

AC Characteristics

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, Topr = -40 \text{ to } 85^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
		NORMAL 1, 2 mode				
Machine Cycle Time	+0.4	IDLE 0, 1, 2 mode	0.25	_	4	
Machine Cycle Time	tcy	SLOW 1, 2 mode	117.6		422.2	μs
		SLEEP 0, 1, 2 mode	117.6	_	133.3	
High Level Clock Pulse Width	twcH	For external clock operation (XIN input)	_		_	ns
Low Level Clock Pulse Width	twcL	fc = 16 MHz	25	_		115
High Level Clock Pulse Width	twcH	For external clock operation (XTIN input)	147			
Low Level Clock Pulse Width	twcL	fs = 32.768 kHz	14.7	_	_	μS

$$(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 \text{ to } 4.5 \text{ V}, Topr = -40 \text{ to } 85^{\circ}\text{C})$$

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
		NORMAL 1, 2 mode			4	
Machine Cycle Time	tov	IDLE 0, 1, 2 mode	0.5	_		
Machine Cycle Time	tcy	SLOW 1, 2 mode	447.6		422.2	μS
		SLEEP 0, 1, 2 mode	117.6	_	133.3	
High Level Clock Pulse Width	twcH	For external clock operation (XIN input)				ns
Low Level Clock Pulse Width	twcL	fc = 8 MHz	50	_	_	''3
High Level Clock Pulse Width	twcH	For external clock operation (XTIN input)	14.7	_	-	
Low Level Clock Pulse Width	twcL	fs = 32.768 kHz	14.7			μS


DC Characteristics, AC Characteristics (PROM mode)

 $(V_{SS} = 0 \text{ V, Topr} = -40 \text{ to } 85^{\circ}\text{C})$ 

## (1) Read operation in PROM mode

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
High level input voltage	V <sub>IH4</sub>		V <sub>CC</sub> × 0.75	-	V <sub>CC</sub>	٧
Low leve input voltage	V <sub>IL4</sub>		0	ı	V <sub>CC</sub> × 0.25	٧
Power supply	V <sub>CC</sub>		4.75	5.0	5.25	<b>&gt;</b>
Power supply of program	$V_{PP}$		4.73	3.0	3.23	·
Address access time	t <sub>ACC</sub>	$V_{CC} = 5.0 \pm 0.25 \text{ V}$	-	-	1.5tcyc + 300	ns
Address input cycle	-		_	tcyc	_	ns

Note:  $tcyc = 250 \text{ ns at } f_{CLK} = 16 \text{ MHz}$ 



Note: DIDS and P07 to P00 are the signals for the TMP86P808.


 $\label{lem:all-other-signals} \textbf{All other signals are EPROM programmable}.$ 


AL: Address input (A0 to A7)
AH: Address input (A8 to A15)

## (2) Program operation (High-speed) (Topr = $25 \pm 5^{\circ}$ C)

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
High level input voltage	V <sub>IH4</sub>		$V_{CC} \times 0.75$	-	V <sub>CC</sub>	V
Low leve input voltage	V <sub>IL4</sub>		0	-	V <sub>CC</sub> × 0.25	٧
Power supply	V <sub>CC</sub>		6.0	6.25	6.5	٧
Power supply of program	V <sub>PP</sub>		12.5	12.75	13.0	V
Pulse width of initializing program	t <sub>PW</sub>	V <sub>CC</sub> = 6.0 V	0.095	0.1	0.105	ms
Address set up time	t <sub>AS</sub>		0.5tcyc	_	_	ns
Address input cycle	_		-	tcyc	_	ns
Data set up time	t <sub>DS</sub>		1.5tcyc	-	-	ns
OE to valid output data	t <sub>OE</sub>		-	-	1.5tcyc + 300	ns

Note: tcyc = 250 ns at  $f_{CLK} = 16$  MHz





Note: DIDS and P07 to P00 are the signals for the TMP86P808.

All other signals are EPROM programmable.

AL: Address input (A0 to A7)
AH: Address input (A8 to A15)

Note 1: The power supply of  $V_{PP}$  (12.75 V) must be set power-on at the same time or the later time for a power supply of  $V_{CC}$  and must be clear power-on at the same time or early time for a power supply of  $V_{CC}$ .

Note 2: The pulling up/down device on the condition of  $V_{PP} = 12.75 \text{ V} \pm 0.25 \text{ V}$  causes a damage for the device. Do not pull up/down at programming.

Note 3: Use the recommended adapter (see 1.2.2 (1)) and mode (see 1.2.2 (3) i).

Using other than the above condition may cause the trouble of the writting.

86P808-16 2002-11-27