### CMOS 8-Bit Microcontroller

# TMP86FS41F

The TMP86FS41F is a high-speed, high-performance 8-bit microcomputer built around the TLCS870/C Series core with built-in 60-Kbyte ROM and it is pin compatible with its mask ROM version, the TMP86CM41F. Writing programs in the built-in flash memory enables this microcomputer to perform the same operations as the TMP86CM41F. The built-in flash memory can be rewritten on-board (without removing it from the PCB) by a built-in boot program and it can also be rewritten by executing a user-made rewrite program on RAM.

Part No.	Flash EEPROM	RAM	Package
TMP86FS41F	60 Kbyte	2 Kbyte	P-QFP64-1414-0.80B

Features

- 8-bit single chip microcomputer TLCS-870/C series
- Instruction execution time: 0.25 μs (at 16 MHz)
   122 μs (at 32.768 kHz)
- 132 types & 731 basic instructions
- ◆ 21 interrupt sources (External: 6, Internal: 15)
- Input / Output ports (55 pins)
   High current output: 8 pins (typ. 20 mA)
- ◆ 16-bit timer counter: 2 ch
  - Timer, Event counter, Pulse width measurement, Programmable pulse Generator (PPG), External-triggered timer, Window modes
- 8-bit timer counter: 4 ch
  - Timer, Event counter, Pulse Width Modulation (PWM) output, Programmable Divider Output (PDO), PPG modes

TMP86FS41F

000707EBP1

P-QFP64-1414-0.80B

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the most recent TOSHIBA products pevices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
 The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document are subject to the foreign exchange and foreign trade laws.
 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parolucts are used to row any intellectual property or other rights of the third parolucts is granted by implication or otherwise under any intellectual property or other rights of

The information contained herein is subject to change without notice.

- ◆ Time Base Timer (TBT)
- Divider output function
- Watchdog Timer
  - Interrupt source/reset output (programmable)
- Serial interface
  - 8-bit SIO: 1ch
  - 8-bit UART: 1ch (IrDA output, selection of used pin)
- ◆ 10-bit successive approximation type AD converter
  - Analog input: 16 ch
- Key On Wake Up: 4 ch
- Dual clock operation
  - Single/Dual-clock mode
- Nine power saving operating modes
  - STOP mode: Oscillation stops. Battery/Capacitor back-up. Port output hold/High-impedance.
  - SLOW 1, 2 mode: Low power consumption operation using low-frequency clock (32.768 kHz)
  - IDLE 0 mode: CPU stops, and peripherals operate using high-frequency clock of Time-Base-Timer. Release by INTTBT interrupt.
  - IDLE 1 mode: CPU stops, and peripherals operate using high-frequency clock. Release by interrupts.
  - IDLE 2 mode: CPU stops, and peripherals operate using high and low frequency clock. Release by interrupts.
  - SLEEP 0 mode: CPU stops, and peripherals operate using low-frequency clock of Time-Base-Timer. Release by INTTBT interrupt.
  - SLEEP 1 mode: CPU stops, and peripherals operate using low-frequency clock. Release by interrupts.
  - SLEEP 2 mode: CPU stops, and peripherals operate using high and low frequency clock. Release by interrupts.
- Wide operating voltage: 4.5 to 5.5 V at 16 MHz/32.768 kHz

### Difference between TMP86CM41F, TMP86CS41F, TMP86FS41F

The functions and the electrical characteristics between above products have some difference. Please refer the notice below.

#### 1. Functions

a) Memory size


Product No.	ROM	RAM
TMP86CM41F	32 kbyte	1 kbyte
TMP86CS41F	60 kbyte	2 kbyte
TMP86FS41F	60 kbyte	2 kbyte

b) Clock gear

Product No.	Clock gear
TMP86CM41F	Support
TMP86CS41F	Not support
TMP86FS41F	Support

When developing a software for TMP86CS41F by using TMP86FS41F, CGCR < FCGCK > must be set to "000".

#### TMP86CM41F/TMP86FS41F



#### c) Port5

Product No.	Input					
TMP86CM41F	CMOS					
TMP86CS41F	Schmitt					
TMP86FS41F	Schmitt					

# 2. Electrical Characteristics

The some electrical characteristics except below are different. Please refer the technical data book of TMP86CM41F, TMP86CS41F and TMP86FS41F.

# a) Absolute maximum ratings (VSS = 0)

Demonstern	Symbol Pin		Rating				
Parameter	Symbol	Pin	TMP86CM41F	TMP86CS41F	TMP86FS41F	Unit	
	$\Sigma$ IOUT1	Except P5	80	60	80		
Output current (Total)	ΣIOUT2	P5 (Large current)	120	60	120	mA	
Operating Temperature	Topr		-40 to 85	-40 to 85	-20 to 70	°C	


## b) Recommended operating condition

The supply voltage and the clock frequency have difference.


### Recommended operating condition $(Vss = 0 V, Topr = -40 \text{ to } 85^{\circ}C (Except TMP86FS41F))$

	neter Symbol Pin Condition		TMP86	CM41F	TMP86CS41F		TMP86FS41F		Unit		
Parameter	Symbol	FIII		Condition		Max	Min	Max	Min	Max	Unit
			fc = 1 to 16 MHz	NOMAL1, 2 mode			4.5				
Gumm 1-1			fc = 1 to 8 MHz	IDLE0, 1, 2 mode	4.5						
Supply	VDD		$f_{s} = 32.768  kHz$	SLOW1, 2 mode	4.3	5.5	2.7	5.5	4.5	5.5	v
voltage			1S = 32.768  kHz	SLEEP0, 1, 2 mode							
				STOP mode	2.0		2.0				
	fc	XIN,	VDD=	4.5 to 5.5 V	1.0	16.0	1.0	16.0	1.0	16.0	MHz
Clock	ıc	XOUT	VDD=	2.7 to 5.5 V	_	-	1.0	8.0	_	1	MULT
frequency	fs	XIN,	VDD=	4.5 to 5.5 V	30.0	34.0	20.0	24.0	30.0	34.0	kHz
	15	XOUT	VDD=	2.7 to 5.5 V	-	_	30.0	34.0	_	_	кпz

### Pin Assignments (Top View)



#### **Block Diagram**



### **Pin Function**

The TMP86FS41 has MCU mode and single boot mode.

(1) MCU Mode

This mode is the same as that of the TMP86CM41 except that TEST pin does not have a built-in pulldown resister. (Be sure to fix TEST pin at low level.)

(2) Single Boot Mode

The boot mode is set by fixing TEST pin at "H", P00 pin at "H", P10 pin at "H" and P11 pin at "H" respectively when RESET pin is set to "L". Setting RESET pin to "H" (releasing RESET) activates the built-in boot ROM and the flash memory is rewritten by serial transfer (UART).

		Function		
I/O	4-bit I/O port. Each bit of these ports can be individually configured as an input or an output under software control.	_	High level (Boot1)	
I/O (Input) I/O (Output) I/O (Input) I/O	8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control. When used as divider output, PPG output, the latch of used bit must be set to "1", and used bits are configured outputs.	External Interrupt input External Interrupt input External interrupt input Timer Divider output PPG output Timer/Counter input –	Low level (Boot2) High level (Boot3)	
I/O (Input) I/O (Output)	3-bit I/O port with latch. When used as input port, external interrupt input, and STOP mode release signal input, the latch must be set to "1".	External interrupt input STOP mode release signal input Low Frequency Clock input Low Frequency Clock output		
l/O (Input/Output /Output)	8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control. When used as Timer / Counter	Timer/Counter input PWM output PDO output		
//O (//O) //O (Input) //O (Output) //O	When used as Timer / Counter input, SI, used bits are configured inputs.	SIO input / output 		
/O  /O (Input)  /O (Output)  /O (Input)  /O (Output)  /O (Input)	8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control. When used as UART mode, the latch must be set to "1". When used as Open-Drain output, P4ODE and P4CR must be set to "1"	– UART Data input UART Data output – UART Data input UART Data output Timer/Counter input External Interrupt input	Data input Data output	
	<ul> <li>I/O (Output)</li> <li>I/O (Input)</li> <li>I/O (Input)</li> <li>I/O (Output)</li> <li>I/O (Output)</li> <li>I/O (Input/Output /Output)</li> <li>I/O (I/O)</li> <li>I/O (I/O)</li> <li>I/O (Input)</li> <li>I/O (Output)</li> <li>I/O (Output)</li> <li>I/O (Output)</li> </ul>	software control.I/O (Input)8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control. When used as divider output, PPG output, the latch of used bit must be set to "1", and used bits are configured outputs.I/O (Input)3-bit I/O port with latch. When used as input port, external interrupt input, and STOP mode release signal input, the latch must be set to "1".I/O (Output)8-bit I/O port with latch. When used as input port, external interrupt input, and STOP mode release signal input, the latch must be set to "1".I/O (Output)8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control. When used as Timer / Counter input, SI, used bits are configured inputs.I/O (I/O)8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control. When used as Timer / Counter input, SI, used bits are configured outputs.I/O8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output.I/O8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control.I/O8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control.I/O1/OI/O8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control.I/O1/O <t< td=""><td>software control.     External Interrupt input       I/O (Input)     8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control.     External Interrupt input       I/O (Output)     Software control.     External Interrupt input       I/O (Input)     When used as divider output, PPG output, the latch of used bits are configured outputs.     External interrupt input       I/O (Input)     3-bit I/O port with latch. When used as input port, external interrupt input, and STOP mode release signal input, the latch must be set to "1".     External interrupt input STOP mode release signal input Low Frequency Clock input       I/O (Output)     8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control. When used as Timer / Counter     Timer/Counter input       I/O (Input)     8-bit I/O port with latch. Each bit sare configured inputs. I/O     Timer/Counter input       I/O (Input)     8-bit I/O port with latch. Each bit sare configured outputs. I/O     Timer/Counter input       I/O (Input)     8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control.     SIO input / output       I/O (IO (Input)     8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control.     -       I/O (IO (Input)     8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control.     -&lt;</td></t<>	software control.     External Interrupt input       I/O (Input)     8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control.     External Interrupt input       I/O (Output)     Software control.     External Interrupt input       I/O (Input)     When used as divider output, PPG output, the latch of used bits are configured outputs.     External interrupt input       I/O (Input)     3-bit I/O port with latch. When used as input port, external interrupt input, and STOP mode release signal input, the latch must be set to "1".     External interrupt input STOP mode release signal input Low Frequency Clock input       I/O (Output)     8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control. When used as Timer / Counter     Timer/Counter input       I/O (Input)     8-bit I/O port with latch. Each bit sare configured inputs. I/O     Timer/Counter input       I/O (Input)     8-bit I/O port with latch. Each bit sare configured outputs. I/O     Timer/Counter input       I/O (Input)     8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control.     SIO input / output       I/O (IO (Input)     8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control.     -       I/O (IO (Input)     8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control.     -<	

Pin Name	Input / Output	Fur	nction	Single Boot Mode
P50 P51 P52 P53 P54 P55 P56 P57		8-bit I/O port. Each bit of these ports can be individually configured as an input or output under software control. These ports are High current output ports, can be drive LED direct.	_	
P60 (AIN0) P61 (AIN1) P62 (AIN2) P63 (AIN3) P64 (AIN4) P65 (AIN5) P66 (AIN6) P67 (AIN7)		8-bit I/O port. Each bit of these ports can be individually configured as an input or output under software control.	AD Convertor analog inputs	
P70 (AIN8) P71 (AIN9) P72 (AIN10) P73 (AIN11)		8-bit I/O port. Each bit of these ports can be	AD Convertor analog inputs	
P74 (AIN12/STOP2) P75 (AIN13/STOP3) P76 (AIN14/STOP4) P77 (AIN15/STOP5)	/O (Input)  - 	individually configured as an input or output under software control.	AD Convertor analog input STOP mode release signal input	
TEST	Input	Test pin for out-going test. Be fixe	ed to Low.	Low level
RESET	I/O	Reset signal input or watchdog output.	g timer output/address-trap-reset	Low $\rightarrow$ High level
XIN	Input	Resonator connecting pins for his	gh-frequency clock. For inputting ex	xternal clock, XIN is
XOUT	Output	used and XOUT is opened.	_	
VSS VDD		00 [V] (GND) + 5.0 [V]		0.0 [V] (GND) + 5.0 [V]
AVSS AVDD VAREF	Power Supply	0.0 [V] (GND) + 5.0 [V] AD circuit power supply Analog reference voltage inputs (		

# **Operational Description**

The TMP86FS41 is a version of the TMP86CM41 incorporating flash memory in place of the built-in mask ROM. The configuration and functions of the TMP86FS41 is the same as those of the TMP86CM41 except that TEST pin does not have a built-in pull-down resister. For functions not included herein, please refer to the data sheets of the TMP86CM41.

### 1. Operational Mode

The TMP86FS41 has MCU mode, single boot mode and user boot mode.

### 1.1 MCU Mode

The MCU mode is set by fixing TEST pin at "L" level. Operations in the MCU mode are the same as those of the TMP86CM41. (Because TEST pin does not have a pull-down register, it cannot be used in the released state.)

#### 1.2 Single Boot Mode

The boot mode is set by fixing TEST pin at "H", P00 pin at "H", P10 pin at "L" and P11 pin at "H" respectively when RESET pin is fixed at "L". After release of reset, the built-in boot ROM program is activated and the built-in flash memory is rewritten by serial transfer (UART).


### 1.3 User Boot Mode

In this mode, rewriting is performed by running a user-made flash memory rewrite program on RAM. After transferring the rewrite program to RAM in the user program, set the address trap area to only the SFR area and then jump to the start address of the rewrite program on RAM. Running that rewrite program effects the rewrite of flash memory.

## 2. Program Memory

The TMP86FS41 has a  $60K\times8$  -bit (address  $1000_{H}$  to FFFF\_{H}: MCU/Boot mode) of Flash memory.

# 2.1 Address map



### **Electrical Characteristics**

Absolute Maximum Ratings	(V <sub>SS</sub> = 0 V	)		
Parameter	Symbol	Pins	Ratings	Unit
Supply Voltage	V <sub>DD</sub>		– 0.3 to 6.5	
Input Voltage	V <sub>IN</sub>		- 0.3 to V <sub>DD</sub> + 0.3	] v
Output Voltage	V <sub>OUT</sub>		- 0.3 to V <sub>DD</sub> + 0.3	]
	I <sub>OUT1</sub>	P0, P1, P3, P4, P5, P6, P7 Port	- 3.2	
Output Current (Per 1 pin)	I <sub>OUT2</sub>	P0, P1, P2, P3, P4, P6, P7 Port	3.2	]
	I <sub>OUT3</sub>	P5 Port	30	mA
	$\Sigma I_{OUT1}$	P0, P1, P2, P3, P4, P6, P7 Port	80	1
Output Current (Total)	$\Sigma I_{OUT2}$	P5 Port	120	1
Power Dissipation (Topr = 70°C)	PD		700	mW
Soldering Temperature (time)	Tsld		260 (10 s)	
Storage Temperature	Tstg		– 55 to 125	°⊂
Operating Temperature	Topr		– 20 to 70	1

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Parameter	Symbol	Pins	Condition	Min	Max	Unit
Supply Voltage	V <sub>DD</sub>		$ \begin{array}{l} fc = 1 \ to \ 16 \ MHz \\ fs = 32.768 \ kHz \\ (NORMAL1,2 \ mode \\ IDLE \ 0,1,2 \ mode \\ SLEEP \ 0,1,2 \ mode \\ SLOW1,2 \ mode \\ STOP \ mode) \end{array} $	4.5	5.5	v
	V <sub>IH1</sub>	Except Hysterisis, TTL input	$V_{DD} \ge 4.5 V$	$V_{DD} \times 0.70$	V <sub>DD</sub>	
Input high Level	V <sub>IH2</sub>	Hysteresis input		$V_{DD} \times 0.75$		
	V <sub>IL1</sub>	Except Hysterisis, TTL input			V <sub>DD</sub> × 0.30	
Input low Level	V <sub>IL2</sub>	Hysteresis input	$V_{DD} \ge 4.5 V$	0	V <sub>DD</sub> × 0.25	
Clock Frequency	fc	XIN, XOUT		1.0	16.0	MHz
	fs	XTIN, XTOUT		30.0	34.0	kHz

Recommended Operating Condition  $(V_{SS} = 0 V, T_{OPT} = -20 \text{ to } 70^{\circ}\text{C})$ 

Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

Parameter	Symbol	Pins	Condition	Min	Тур.	Max	Unit
Hysteresis Voltage	V <sub>HS</sub>	Hysteresis inputs		-	0.9	-	V
	I <sub>IN1</sub>	TEST					
Input Current	I <sub>IN2</sub>	Sink Open Drain, Tri-st Port	V <sub>DD</sub> = 5.5 V V <sub>IN</sub> = 5.5 V/0 V	-	-	± 2	μA
	I <sub>IN3</sub>	RESET					
Input Resistance	R <sub>IN</sub>	RESET		100	220	450	kΩ
Osec. Feedback	Rfx	XIN-XOUT		-	1.2	-	MΩ
Resistance	Rfxt	XTIN-XTOUT		-	6	-	10177
Output Leakage	I <sub>LO1</sub>	Sink Open Drain Port	$V_{DD} = 5.5 V, V_{OUT} = 5.5 V$	-	-	2	μA
Current	I <sub>LO2</sub>	Tri-st Port	$V_{DD} = 5.5 V, V_{OUT} = 5.5 V/0V$	– – ±		± 2	
Output High Voltage	V <sub>OH</sub>	Tri-st Port	$V_{DD} = 4.5 V, I_{OH} = -0.7 mA$	4.1	-	-	v
Output Low Voltage	V <sub>OH3</sub>	Р5	$V_{DD}$ = 4.5 V, $I_{OL}$ = 1.6 mA	-	-	0.4	v
	I <sub>OL1</sub>	Except P5	$V_{DD} = 4.5 V, V_{OL} = 0.4 V$	-	1.6	-	
Output Low Current	I <sub>OL3</sub>	P5 (High Current Output port)	$V_{DD} = 4.5 V, V_{OL} = 1.0 V$	-	20	-	
Supply Current in NORMAL 1, 2 mode			V <sub>DD</sub> = 5.5 V V <sub>IN</sub> = 5.3 V/0.2 V	-	30	40	mA
Supply Current in IDLE 1, 2 mode			fc = 16 MHz fs = 32.768 kHz	-	9	13	
Supply Current in SLOW 1 mode	I <sub>DD</sub>		$V_{DD} = 5.5 V$	-	11	16.5	
Supply Current in SLEEP 0, 1 mode			V <sub>IN</sub> = 5.3 V/0.2 V fs = 32.768 kHz	-	28	55	_
Supply Current in STOP mode	1		V <sub>DD</sub> = 5.5 V V <sub>IN</sub> = 5.3 V/0.2 V	-	200	400	μA

Note 1: Typical values show those at Topr =  $25^{\circ}$ C,  $V_{DD} = 5 V$ 

Note 2: Input current (I<sub>IN1</sub>, I<sub>IN4</sub>); The current through pull-up or pull-down resistor is not included.

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
	V <sub>AREF</sub>		4.5	-	V <sub>DD</sub>	
Analog Reference Voltage	A <sub>VDD</sub>			$V_{DD}$		
	A <sub>VSS</sub>			V <sub>SS</sub>		v
Analog Reference Voltage Range	$\Delta V_{AREF}$	V <sub>AREF</sub> – A <sub>VSS</sub>	4.5	-	-	
Analog Input Voltage	V <sub>AIN</sub>		V <sub>SS</sub>	-	VAREF	
Power Supply Current of Analog Reference Voltage	I <sub>REF</sub>	$V_{DD} = A_{VDD} = V_{AREF} = 5.5 V$ $VSS = A_{VSS} = 0.0 V$	-	0.6	1.0	mA
Non linearity Error			-	-	± 2	
Zero Point Error		$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ $V_{SS} = 0.0 \text{ V}$	_	-	± 2	7
Full Scale Error		$A_{VDD} = V_{AREF} = VDD$	-	-	± 2	- LSB
Total Error		$A_{VSS} = 0.0 V$	_	_	± 4	1

AD Conversion Characteristics  $(V_{SS} = 0 V, Topr = -20 to 70^{\circ}C)$ 

Note 1: Total errors includes all errors, except quantization error.
Note 2: Conversion time is different in recommended value by power supply voltage. About conversion time, please refer to "2.10.2 Register Framing".
Note 3: Please use input voltage to AIN input Pin in limit of V<sub>AREF</sub> - V<sub>SS</sub>. When voltage of range outside is input, conversion value becomes unsettled and gives affect to other channel conversion value.