TLC320AD58C
Data Manual

Sigma-Delta Stereo Analog-to-Digital Converter

PRINTED WITH
SOY INK™

TEXAS
INSTRUMENTS

Printed on Recycled Paper

Contents

List of Illustrations

List of Tables

1 Introduction

The TLC320AD58C provides high-resolution signal conversion from analog to digital using oversampling sigma-delta technology. This device consists of two synchronous conversion paths. Also included is a decimation filter after the modulator as shown in the functional block diagram. Other functions provide analog filtering and on-chip timing and control.

A functional block diagram of the TLC320AD58C is included in Section 1.2. Each block is described in the detailed description section.

1.1 Features

- Single 5-V Power Supply
- Sample Rates up to 48 kHz
- 18-Bit Resolution
- Signal-to-Noise Ratio (EIAJ) of 97 dB
- Dynamic Range of 95 dB
- Total Signal-to-Noise+Distortion of 95 dB
- Internal Reference Voltage (V_{ref})
- Serial-Port Interface
- Differential Architecture
- Power Dissipation of 200 mW. Power-Down Mode for Low-Power Applications
- One-Micron Advanced LinEPIC1Z™ Process

1.2 Functional Block Diagram

LinEPIC1Z is a trademark of Texas Instruments Incorporated.

1.3 Terminal Assignments

DW PACKAGE
(TOP VIEW)

```
            ┌─────∪─────┐
    INLP [  1        28  ] INRP
    INLM [  2        27  ] INRM
    REFI [  3        26  ] REFO
   AV_DD [  4        25  ] LGND
   AV_SS [  5        24  ] Vlogic
   AnaPD [  6        23  ] NC
   TEST1 [  7        22  ] MODE1
   MODE2 [  8        21  ] OSFR
    OSFL [  9        20  ] MCLK
   DigPD [ 10        19  ] DV_SS
   TEST2 [ 11        18  ] DV_DD
   CMODE [ 12        17  ] Fsync
   MODE0 [ 13        16  ] DOUT
   LRClk [ 14        15  ] SCLK
            └───────────┘
```

NC – No internal connection

1.4 Ordering Information

T_A	PACKAGE
	SMALL OUTLINE (DW)
0°C to 70°C	TLC320AD58CDW

1.5 Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
AnaPD	6	I	Analog power-down mode. The analog power-down mode disables the analog modulators. The single-bit modulator outputs become invalid, rendering the outputs of the digital filters invalid. When AnaPD is pulled high, normal operation of the device is resumed.
AV_DD	4	I	Analog supply voltage
AV_SS	5	I	Analog ground
CMODE	12	I	Clock mode. CMODE is used to select between two methods of determining the master clock frequency. When CMODE is high, the master clock input is 384× the conversion frequency. When CMODE is low, the master clock input is 256× the conversion frequency.
DOUT	16	O	Data output. DOUT is used to transmit the sigma-delta audio ADC output data to a DSP serial port or other compatible serial interface and is synchronized to SCLK. This output is low when DigPD is high.
DV_DD	18	I	Digital supply voltage
DV_SS	19	I	Digital ground
DigPD	10	I	Digital power-down mode. The digital power-down mode shuts down the digital filters and clock generators. All digital outputs are brought to unasserted states. When DigPD is pulled high, normal operation of the device is resumed.
Fsync	17	I/O	Frame sync. Frame sync is used to designate the valid data from the ADC.

1.5   Terminal Functions (Continued)

TERMINAL NAME	NO.	I/O	DESCRIPTION
INLM	2	I	Inverting input to left analog input amplifier
INLP	1	I	Noninverting input to left analog input amplifier
INRM	27	I	Inverting input to right analog input amplifier
INRP	28	I	Noninverting input to right analog input amplifier
LGND	25	I	Logic power supply ground for analog modulator
LRClk	14	I/O	Left/right clock. LRClk signifies whether the serial data is associated with the left channel ADC (when LRClk is high) or the right channel ADC (when LRClk is low). LRClk is low when DigPD is low.
MCLK	20	I	Master clock. MCLK is used to derive all the key logic signals of the sigma-delta audio ADC. The nominal input frequency range is 18.432 MHz to 256 kHz.

MODE(0–2)	13, 22, 8	I	Serial modes. MODE(0–2) configure this device for many different modes of operation. The different configurations are:
			Master versus slave
			16 bit versus 18 bit
			MSB first versus LSB first
			Slave: Fsync controlled versus Fsync high
			Each of these modes is described in the serial interface section along with timing diagrams.
			
			`MODE    MASTER/              MSB/LSB`
			`0 1 2   SLAVE      BITS     FIRST`
			`0 0 0    slave     up to 18   MSB`
			`0 0 1    slave       18      LSB`
			`0 1 0    slave     up to 18   MSB`
			`0 1 1   master       16      MSB`
			`1 0 0   master       18      MSB`
			`1 0 1   master       18      LSB`
			`1 1 0   master       16      MSB`
			`1 1 1   master       16      LSB`

OSFL, OSFR	9, 21	O	Over scale flag left/right. If the left/right channel digital output exceeds full scale output range for two consecutive conversions, this flag is set high for 4096 LRClk periods. OSFL and OSFR are low when DigPD is low.
SCLK	15	I/O	Shift clock. If SCLK is configured as an input, SCLK is used to clock serial data out of the sigma-delta audio ADC. If SCLK is configured as an output, SCLK stops clocking when DigPD is low.
TEST1	7	I	Test mode 1. TEST1 should be low for normal operation.
TEST2	11	I	Test mode 2. TEST2 should be low for normal operation.
REFI	3	I	Input voltage for modulator reference (normally connected to REFO, terminal 26).
REFO	26	I	Internal voltage reference
Vlogic	24	I	Logic power supply voltage (5 V) for analog modulator

2 Detailed Description

The sigma-delta converter allows for simple antialias external filtering. Typically, a first order RC filter is sufficient.

2.1 Power-Down and Reset Functions

2.1.1 Power Down

The power-down state is comprised of a separate digital and analog power down. The power consumption of each is detailed in the electrical characteristics section.

The digital power-down mode shuts down the digital filters and clock generators. All digital outputs are set to an unasserted level. When the digital power-down terminal is pulled high, normal operation of the device is initiated. In slave mode, the conversion process must synchronize to an input on the LRClk terminal as well as the SCLK terminal. Therefore, the conversion process is not initiated until the first rising edges of both SCLK and LRClk are detected after $\overline{\text{DigPD}}$ is pulled high. This synchronizes the conversion cycle; all conversions are performed at a fixed LRClk rate [MCLK/256 (CMODE low) or MCLK/384 (CMODE high)] after the initial synchronization. After the digital power-down terminal is brought high, the output of the digital filters remains invalid for 50 LRClk cycles [see Figures 2–1(a) and 2–1(b)].

In master mode, LRClk is an output; therefore, the conversion process initiates based on internal timing. The first valid data out occurs as shown in Figure 2–1(c).

The analog power-down mode disables the analog modulators. The single-bit modulator outputs become invalid which renders the outputs of the digital filters invalid. When the analog power-down terminal is brought high, the modulators are brought back online; however, the outputs of the digital filters require 50 LRClk cycles for valid results.

2.1.2 Reset Function

The conversion process is not initiated until the first rising edges of both SCLK and LRClk are detected after $\overline{\text{DigPD}}$ is pulled high. This synchronizes the conversion cycle; all conversions are performed at a fixed LRClk rate [MCLK/256 (CMODE low) or MCLK/384 (CMODE high)] after the initial synchronization.

Figure 2–1. Power-Down Timing Relationships

2.2 Differential Input

The input is differential in order to provide common-mode noise rejection and increase the input dynamic range. Figure 2–2 shows the analog input signals used in a differential configuration to achieve a 6.4 $V_{I(PP)}$ differential swing with a 3.2 $V_{I(PP)}$ swing per input line. Both a differential and a single-ended configuration are shown in the application information section.

Figure 2–2. Differential Analog Input Configuration

2.3 Sigma-Delta Modulator

The modulator is a fourth-order sigma-delta modulator with 64 times oversampling. The ADC provides high-resolution, low-noise performance from a one-bit converter using oversampling techniques.

2.4 Decimation Filter

The decimation filter used after the sigma-delta modulator reduces the digital data rate to the sampling rate of LRClk. This is accomplished by decimating with a ratio of 1:64. The output of this filter is a 2s complement data word of up to 18 bits serially clocked out.

If the input value exceeds the full range of the converter, the output of the decimator is held at the appropriate extreme until the input returns to the dynamic range of this device.

2.5 High-Pass Filter

The high-pass filter removes dc from the input.

2.6 Master-Clock Circuit

The master-clock circuit is used to generate and distribute necessary clocks throughout the device. MCLK is the external master clock input. CMODE is used to select the relationship of MCLK to the sample rate of LRClk. When CMODE is low, the sample rate of the data paths is set as LRClk = MCLK/256. When CMODE is high, the sample rate is set as LRClk = MCLK/384. With a fixed oversampling ratio of 64$\times$, the effect of changing MCLK is shown in Table 2–1.

When the TLC320AD58C is in master mode, SCLK is derived from MCLK in order to provide clocking of the serial communications between the sigma-delta audio ADC and a digital signal processor (DSP) or control logic. This is equivalent to a clock running at 64 $\times$ LRClk.

When the TLC320AD58C is in slave mode, SCLK is externally derived.

Table 2–1. Master-Clock to Sample-Rate Comparison
(Modes 1, 3, 4, 5)

MCLK (MHz)	CMODE	SCLK (MHz)	LRClk (kHz)
12.2880	Low	3.0720	48
18.4320	High		
11.2896	Low	2.8224	44.1
16.9344	High		
8.1920	Low	2.0480	32
12.2880	High		
0.2560	Low	0.0640	1
0.3840	High		

2.7 Test

TEST1 and TEST2 are reserved for factory test and should be tied to digital ground (DV$_{SS}$).

2.8 Serial Interface

Although the serial data is shifted out in two seperate time packets that represent the left and right channels, the inputs are sampled and converted simultaneously.

The serial interface protocol has master and slave modes each with different read out modes. The master mode is used to source the control signals for conversion synchronization, while the slave mode allows an external controller to provide conversion synchronization signals.

The five master modes are shown in Figures 2–3(a) through 2–3(e), and the three slave modes are shown in Figures 2–4(a) through 2–4(c). For a 16-bit word, D15 is the most significant bit and D0 is the least significant bit. Unless otherwise specified, all values are in 2s complement format.

In master mode, SCLK is generated internally and is sourced as an output. The relationship of SCLK to LRClk is 64× (modes 1, 3, 4, 5) or 32× (modes 6, 7). In slave mode, SCLK is an input. SCLK timing must meet the timing specifications shown in the recommended operating conditions section.

2.8.1   Master Mode

As the master, the TLC320AD58C generates LRClk, Fsync, and SCLK from MCLK. These signals are provided for synchronizing the serial port of a digital signal processor (DSP) or other control devices.

Fsync is used to designate the valid data from the ADC, and this is accomplished in the master modes by one of two methods. The first is a single pulse on Fsync prior to valid data. This indicates the starting point for the data. The second method of frame synchronization is to hold Fsync high during the entire valid data cycle, which provides boundaries for the data.

LRClk is generated internally from MCLK. The frequency of this signal is fixed at the sampling frequency f_s [MCLK/256 (CMODE low) or MCLK/384 (CMODE high)]. During the high period of this signal, the left channel data is serially shifted to the output; during the low period, the right channel data is shifted to the output. The conversion cycle is synchronized with the rising edge of LRClk.

Five modes are available when the device is configured as a master. Two modes are for 18-bit communications. These modes differ from each other in that the MSB is transferred first in one mode while the LSB is transferred first in the second mode [see Figures 2–3(b) and 2–3(c)]. When the LSB is transferred first, the data is right justified to the LRClk [see Figures 2–3(a) through 2–3(e)]. The three other master modes are 16-bit modes. Once again, two of the modes differ as MSB first versus LSB first. These two modes set SCLK = LRClk × 32. This is half the frequency used in the other transfer modes [see Figures 2–3(d) and 2–3(e)]. The third 16-bit mode provides the data MSB first with one clock delay after LRClk [see Figure 2–3(a)].

Figure 2–3. Serial Master Transfer Modes

2.8.2 Slave Mode

As a slave, the TLC320AD58C receives LRClk, Fsync, and SCLK as inputs. The conversion cycle is synchronized to the rising edge of LRClk, and the data is synchronized to the falling edge of SCLK. SCLK must meet the setup requirements specified in the recommended operating conditions section. Synchronization of the slave modes is accomplished with the digital power-down control.

In slave mode, Fsync is an input. Three modes are provided as shown in Figures 2–4(a) through 2–4(c).

SCLK and LRClk are externally generated and sourced. The first rising edges of SCLK and LRClk after a power-down cycle initiate the conversion cycle. Refer to the master-mode section for signal functions.

Several modes are available when the TLC320AD58C is configured as a slave. Using the Mode0, Mode1, and Mode2 terminals, the TLC320AD58C can be set to shift out the MSB first or the LSB first [see Figures 2–4(a) and 2–4(b)]. The number of bits shifted out, however, can be controlled by the number of valid SCLK cycles provided within the left or right channel period. If only enough clocks are provided to shift out 16 data bits before LRClk changes state, then this is equivalent to a 16-bit mode. Modes 1 and 2 both require 64 SCLK periods per LRClk period.

Figure 2–4. Serial Slave Transfer Modes

3 Specifications

3.1 Absolute Maximum Ratings Over Operating Free-Air Temperature Range (unless otherwise noted)[†]

Supply voltage range, AV_{DD} (see Note 1) . . . . −0.3 V to 6.5 V
Supply voltage range, DV_{DD} (see Note 2) . . . . −0.3 V to 6.5 V
Analog input voltage range, INLP, INLM, INRP, INRM . . . . −0.3 V to 6.5 V
Operating free-air temperature range, T_A . . . . −0°C to 70°C
Storage temperature range, T_{stg} . . . . −65°C to 150°C
Case temperature for 10 seconds . . . . 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . 260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1.   Voltage values for maximum ratings are with respect to AV_{SS}.
           2.   Voltage values for maximum ratings are with respect to DV_{SS}.

3.2 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Analog supply voltage, AV_{DD} (see Note 3)	4.75	5	5.25	V
Digital supply voltage, DV_{DD}	4.75	5	5.25	V
Analog logic supply voltage, Vlogic	4.75	5	5.25	V
Reference voltage, V_{ref}		3.2		V
Setup time, SCLK↑ to LRClk, slave mode, t_{su1}	30			ns
Setup time, LRClk to SCLK↑, slave mode, t_{su2}	30			ns
Setup time, SCLK↑ to Fsync, slave mode, t_{su3}	30			ns
Setup time, Fsync to SCLK↑, slave mode, t_{su4}	30			ns
Setup time, $\overline{DigPD}$ to LRClk↑, slave mode, t_{su5}		30		ns
Setup time, $\overline{DigPD}$ to LRClk↑, master mode, t_{su6}		30		ns
Load resistance at DOUT, R_L		10		kΩ
Input dc offset range	−50	0	50	mV
Operating free-air temperature, T_A	0		70	°C

NOTE 3:   Voltages at analog inputs and outputs and AV_{DD} are with respect to the AV_{SS} terminal.

3.3 Electrical Characteristics

3.3.1 Digital Interface, $T_A = 25°C$, $AV_{DD} = DV_{DD} = 5$ V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IH}	High-level input voltage		2	4.6		V
V_{IL}	Low-level input voltage			0.2	0.8	V
V_{OH}	High-level output voltage at DOUT	$I_{OH} = 2$ mA	2.4	4.6		V
V_{OL}	Low-level output voltage at DOUT	$I_{OL} = 2$ mA		0.2	0.4	V
I_{IH}	High-level input current, any digital input			1		μA
I_{IL}	Low-level input current, any digital input			1		μA
C_i	Input capacitance			5		pF
C_o	Output capacitance			5		pF

3.3.2 Analog Interface

3.3.2.1   ADC Modulator, $T_A = 25°C$, $AV_{DD} = DV_{DD} = 5$ V, $f_s = 48$ kHz, Bandwidth = 24 kHz, CMODE = 0, MODE(0–2) = 000

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			18		Bits
DYNAMIC PERFORMANCE	ANSI A-weighting filter				
Signal to noise (EIAJ)	INLP = INRP = 2.5 V dc INLM = INRM = 2.5 V dc	96	100		dB
Dynamic range	–1 dB down from 6-V differential input	90	95		dB
Signal to noise + distortion (THD + N)		88	93		dB
Total harmonic distortion (THD)			0.0015%		
Interchannel isolation			120		dB
DC ACCURACY					
Absolute gain error			±0.6		dB
Interchannel gain mismatch			±0.2		dB
Offset error (18-bit resolution)			120±5		mV
Offset drift			±0.17		LSB/°C

3.3.2.2   Inputs/Supplies, $T_A = 25°C$, $AV_{DD} = DV_{DD} = 5$ V, $f_s = 48$ kHz, Bandwidth = 24 kHz

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT					
Input voltage range	(differential)		6.2		V
	(0 to peak)		3.1		
Input impedance			200		kΩ
POWER SUPPLIES					
Power-supply current	I_{DD} (analog), normal mode		24	32	mA
	I_{DD} (digital), normal mode		26	32	mA
	I_{DD} (analog), power down		250		μA
	I_{DD} (digital), power down		150		μA
Power dissipation			250		mW

3.3 Electrical Characteristics (Continued)

3.3.3 Channel Characteristics, $T_A = 25^\circ C$, $AV_{DD} = DV_{DD} = 5$ V, $f_s = 48$ kHz

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Passband (−3 dB)		0.001		24	kHz
Passband ripple	30 Hz – 21.8 kHz		±0.01		dB
Stopband attenuation	26.2 kHz – 3046 kHz	80			dB
Group delay			$25/f_S$		s

3.4 Switching Characteristics

PARAMETER		MIN	TYP	MAX	UNIT
t_{d1}	Delay time, $\overline{AnaPD}$ to DOUT valid		30		ns
$t_{d(MFSD)}$	Delay time, SCLK↓ to Fsync, master mode	−20		20	ns
$t_{d(MDD)}$	Delay time, SCLK↓ to DOUT, master mode	0		50	ns
$t_{d(MIRD)}$	Delay time, SCLK↓ to LRClk, master mode	−20		20	ns
$t_{d(SDD1)}$	Delay time, LRClk to DOUT, slave mode			50	ns
$t_{d(SDD2)}$	Delay time, SCLK↓ to DOUT, slave mode			50	ns

4 Parameter Measurement Information

SCLK

Fsync

DOUT

LRClk

$t_{d(MFSD)}$

$t_{d(MDD)}$

MSB   MSB–1   . . .

Figure 4–1. SCLK to Fsync and DOUT – Master Mode 3

SCLK

Fsync

DOUT

LRClk

$t_{d(MFSD)}$

$t_{d(MDD)}$

$t_{d(MIRD)}$

MSB   MSB–1   . . .

Figure 4–2. SCLK to Fsync, DOUT, and LRClk – Master Modes 4 and 6

SCLK

Fsync

DOUT

LRClk

$t_{d(MFSD)}$

$t_{d(MDD)}$

LSB   LSB–1   . . .

**Figure 4–3. SCLK to Fsync, DOUT, and LRClk – Master Mode 5**

Figure 4–4. SCLK to Fsync, DOUT, and LRClk – Master Mode 7


**Figure 4–5. SCLK to LRClk and DOUT – Slave Mode 0, Fsync High**

Figure 4–6. SCLK to Fsync, LRClk, and DOUT – Slave Mode 2, Fsync Controlled

5 Application Information

Figure 5–1. TLC320AD58C Configuration Schematic

**Figure 5–2. TLC320AD58C External Digital Timing and Control-Signal Generation Schematic**

Figure 5–3. TLC320AD58C External Analog Input Buffer Schematic

Appendix A
Mechanical Data

DW (R-PDSO-G**)   **PLASTIC SMALL-OUTLINE PACKAGE**

16 PIN SHOWN

PINS ** DIM	16	20	24	28
A MAX	0.410 (10,41)	0.510 (12,95)	0.610 (15,49)	0.710 (18,03)
A MIN	0.400 (10,16)	0.500 (12,70)	0.600 (15,24)	0.700 (17,78)

0.050 (1,27)

0.020 (0,51) / 0.014 (0,35)   ⊕ 0.010 (0,25) Ⓜ

16   9

0.419 (10,65) / 0.400 (10,15)

0.299 (7,59) / 0.293 (7,45)

0.010 (0,25) NOM

Gage Plane

0.010 (0,25)

1   8

0°–8°

0.050 (1,27) / 0.016 (0,40)

A

0.104 (2,65) MAX

0.012 (0,30) / 0.004 (0,10)

Seating Plane

⌒ 0.004 (0,10)

4040000 / B 10/94

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
D. Falls within JEDEC MS-013

PACKAGING INFORMATION

Orderable Device	Status [1]	Package Type	Package Drawing	Pins	Package Qty	Eco Plan [2]	Lead/Ball Finish	MSL Peak Temp [3]
TLC320AD58CDW	OBSOLETE	SOIC	DW	28		TBD	Call TI	Call TI
TLC320AD58CDWR	OBSOLETE	SOIC	DW	28		TBD	Call TI	Call TI

[1] The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[2] Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

[3] MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.