

## SWITCH MODE POWER SUPPLY PRIMARY CIRCUIT

- POSITIVE AND NEGATIVE OUTPUT CUR-RENT UP TO 1.2A AND – 1.7A
- A TWO LEVEL COLLECTOR CURRENT LIMI-TATION
- COMPLETE TURN OFF AFTER LONG DURA-TION OVERLOADS
- UNDER AND OVER VOLTAGE LOCK-OUT
- SOFT START BY PROGRESSIVE CURRENT LIMITATION
- DOUBLE PULSE SUPPRESSION
- BURST MODE OPERATION UNDER STAND-BY CONDITIONS

#### DESCRIPTION

In a master slave architecture, the TEA2164 control IC achieves the slave function. Primarily designed for TV receivers and monitors applications, this circuit provides an easy synchronization and smart solution for low power stand by operation.

Located at the primary side the TEA2164 Control IC ensures :

## PIN CONNECTIONS

- the power supply start-up
- the power supply control under stand-by conditions
- the process of the regulation signals sent by the master circuit located at the secondary side
- direct base drive of the bipolar switching transistor
- the protection of the transistor and the power supply under abnormal conditions.



	Ground	1	16	□ V <sub>cc</sub> Supply Voltage
	Ісору	2	15	Output Stage Positive Supply Voltage
Long Duration Ove	rload Capacitor	3	14	Output (base current)
	Substrate	4	13	] Substrate
	Substrate	5	12	] Substrate
	Pulse Input	6	11	I I <sub>cMax</sub> Sense
Oscillator	Timing Resistor	7	10	Low Frequency Oscillator Capacitor
Oscillator Ti	iming Capacitor	8	9	Feedback Input is Burst Mode

#### **BLOCK DIAGRAM**



Figure 1 : Simplified Application Diagram.



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vcc	Positive Power Supply V16-V1	18	V
V+	Positive Power Supply of the Output Stage V15-V1	18	V
V-	Negative Power Supply V4, 5, 12, 13-V1	- 5	V
V <sub>CC</sub> · V- V+ · V-	Total Power Supply V16-V4, 5, 12, 13 or V15-V4, 5, 12, 13	20	V
lout+	Positive Output Current	1.5	A
lout-	Negative Output Current	2	A
Tj	Operating Junction Temperature	150	°C
Tstag	Storage Temperature Range	- 40 to 150	°C

## THERMAL DATA

Rth(j-c)	Junction Case Thermal Resistance	11	°C/W
R <sub>th</sub> (j-a)*	Junction Ambiant Thermal Resistance	45	°C/W

\* Soldered on a 35µm thick 40 cm<sup>3</sup> PC board copper area.

## MAXIMUM POWER DISSIPATION



E89TEA2164-04



Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Positive Power Supply		10	14	V
V-	Negative Power Supply (absolute value) (note 1)	0		5	V
V <sub>cc</sub> - V-	Total Power Supply			18	V
Iout+	Positive Output Current			1.2	A
l <sub>out-</sub>	Negative Output Current			1.7	A
Fsw	Switching Frequency			50	Khz
Ro	Oscillator Resistor Range	30		150	KΩ
Co	Oscillator Capacitor Range	470		2700	pF
C1	Starting Oscillator Capacitor Range	0.1		4.7	μF
C2	Repetitive Overload Protection Capacitor	1		22	μF
V <sub>in</sub>	Input Pulses Amplitude (peak) (derivated pulses - time constant = 1 $\mu$ s)	0.5		1	V
Toper	Operating Ambiant Temperature	- 20		70	°C

Note : 1. The TEA2164 can be used without negative supply voltage, in this case pins 4 - 5 - 12 - 13 must be grounded.



## ELECTRICAL OPERATING CHARACTERISTICS

 $T_{amb}$  = 25 °C,  $V_{CC}$  = 10 V,  $V_{CC-}$  = 0 V, potentials referenced to ground (pin 1) (unless otherwise specified)

## POWER SUPPLY

Symbol	Parameter	Min.	Тур.	Max.	Unit
V <sub>CC</sub> (start)	Starting Voltage (V <sub>CC</sub> increasing)	8	9	9.6	V
V <sub>CC</sub> (stop)	Stopping Voltage (V <sub>CC</sub> decreasing)	5	6.2	7.4	V
ΔVcc	Hysteresis (V <sub>CC</sub> start - V <sub>CC</sub> stop)	2	2.8	3.5	V
V <sub>ccmax</sub>	Overvoltage Lock-out	14.8	15.5	16.2	V
Iccstart	Starting Positive Supply Voltage	0.5	0.8	1.5	mA

### CURRENT LIMITATION AND PROTECTION (pin 11)

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCM1	Pulse by Pulse Current Limitation Threshold	720	840	970	mV
VCM2	Current Monitoring 2nd Threshold	1200	1350	1500	mV
∆VCM	$\Delta VCM =  VCM2  -  VCM1 $	300	500	700	mV

#### REPETITIVE OVERCURRENT PROTECTION

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCM3	Repetitive Overcurrent Threshold (pin 11)	700	900	1100	mV
VCM3-VCM1	(VCM3-VCM1)	- 20	50	130	mV
VC2	Lock-out Voltage on Pin 3	2.4	3	3.6	V
13 disch	Capacitor C2 Discharge Current (synchronized mode)	10	20	30	μA
I3 ch.	Capacitor C2 Charge Current	50	80	110	μA

## OSCILLATOR, MAX DUTY CYCLE, SYNCHRONIZATION

Symbol	Parameter	Min.	Тур.	Max.	Unit
To	Oscillator Initial Accuracy RT = 50 K, CT = 1 nF	19.3	21	22.7	μs
Ton(max)	Maximum Duty Cycle (T <sub>syn</sub> = 1.05 T <sub>o</sub> )	60	70	85	%
T <sub>syn</sub> T <sub>o</sub>	Synchronization Window	1.0		1.5	

## OUTPUT STAGE

Symbol	Parameter	Min.	Тур.	Max.	Unit
	I <sub>c</sub> Copy Current Gain		1000		
BON	Base Current Starting Pulse		300		mA

#### VERY LOW FREQUENCY OSCILLATOR

Symbol	Parameter	Min.	Тур.	Max.	Unit
	Burst Duty Cycle		13		%



#### 1. FIELD OF APPLICATION

The TEA2164 control circuit has been designed primarily for discontinuous mode flyback built with a master-slave architecture, whatever the field of application.

But due to its capability to synchronize the transistor switching-off with an external signal (line flyback) and due to an adapted burst-mode operation for a low power stand-by operation, the TEA2164 offers a smart solution for monitors and TV sets applications.

Power supply main features :

maximum output power 140W (transistor forced gain : 3.5)

- stand-by mode output power (1W ≤ Psb ≤ 6W; efficiency > 50%)
- operating frequency up to 50kHz
- power-switch : bipolar transistor

Adapted master-circuit :		
Monitor application		TEA5170
Standard TV application		TEA2028B
		TEA2029C
		TEA5170
Digital TV application	>	TEA5170

(TEA2028B and TEA2029C are deflection processor with built-in PWM generator).

#### 2. GENERAL DESCRIPTION

In a master slave architecture, the TEA2164 Control IC, located at the primary side of an off line power supply achieves the slave function ; whereas the

master circuit is located at the secondary side. The link between both circuits is realized by a small pulse transformer (fig. 3).



SGS-THOMSON MICROELECTRONICS

51

Figure 2 : Master Slave Power Supply Architecture.

7/20

Figure 3 : System Description Waveforms.



SGS-THOMSON NICROELECTHONICS

51

8/20

In the operation of the master-slave architecture, four majors cases must be considered :

- normal operating
- stand-by mode
- power supply start-up
- abnormal conditions : off load, short circuit, ...
- a) Normal operating (master slave mode)

In this configuration, the master circuit generates a pulse width modulated signal issued from the monitoring of the output voltage which needs the best ac-

Figure 4 : Master Slave Mode Wave-forms.

curacy (in TV applications : the horizontal deflection stage supply voltage). The master circuit power supply can be supplied by another output.

The PWM signal are sent towards the primary side through small differentiating transformer. For the TEA2164 positive pulses are transistor switching-on commands; and negative pulses are transistor switching-off commands (fig. 4). In this configuration, only by synchronizing the master oscillator, the switching transistor may be synchronized with an external signal.



#### a Stand by mode

In this configuration the master circuit no longer sends PWM signals, the structure is not synchronized; and the TEA2164 operates in burst mode. The average power consumption at the secondary side may be very low  $1W \le P \le 6W$  (as it is consumed in the set during stand by). By action on the maximum duty cycle control, a primary loop maintains a semi-regulation of the output voltages. Voltage on feed-back is applied on pin 9.

Burst period is externally programmed by capacitor C1.



Figure 5 : Burst Mode Waveforms.







#### c) Power supply start-up

After the mains have been switched-on, the Vcc storage capacitor of the TEA2164 is charged through a high value resistor connected to the rectified high voltage. When Vcc reaches Vcc start threshold (9V typ), the TEA2164 starts operating in burst mode. Since available output power is low in burst mode the output power consumption must remain low before complete setting-up of output voltage. In TV application it can be achieved by maintaining the TV in stand-by mode during start-up (fig. 6).



d) Abnormal conditions : safety functions

#### **Overvoltage protection**

When Vcc exceeds Vcc max, an internal flip-flop stops output conduction signals. The circuit will start again after the capacitor C1 discharge ; it means :



sina (fia. 7).

#### Figure 7: Over Voltage Lock-out.

#### Under voltage lock-out

The TEA2164 control circuit stops operating when Vcc goes under Vcc stop.

#### Power limitation, current protection, long duration overload protection

- Output power limitation : by a pulse by pulse col lector current limitation the TEA2164 limits the maximum output power. VCM1 is the corresponding voltage threshold, its detection is memorized up to the next period.
- Current protection (transistor protection) Under particular conditions a hard overload or short circuit may induce a flux runaway in spite of the current limitation (VCM1).

The TEA2164 control circuit features a second current protection, VCM2. When this threshold is reached an internal flip-flop memorizes it and output conduction signals are inhibited. The circuit will send base drives again after capacitor C1 discharge(fi.g 7).

after loss of synchronization or after Vcc stop cros-

In flyback converters, this function protects the po-

wer supply against output voltage runaway.

- Long duration overload protection : (fig. 8) An overload is detected when the sense-voltage on pin 11 reaches VCM3 before a negative pulse has been applied to pin 6. In this case the capacitor C2 (connected to pin 3) is charged with 13 ch up to the end of the period and discharged with 13 disch until a next VCM3 detector. By this way in case of long duration overload, the capacitor keeps charging at each period and its voltage encreases gradually. When the voltage on pin 3 exceeds VC2, the TEA2164 control circuit stops sending base drives and memorizes this event. No restart is allowed as long as Vpin 3 is higher than VC2 and Vcc higher than 4.8V.





#### \* Remark :

- The harder is the overload the faster is the protection

- The capacitor keeps charging between two burst after VCM2 detection.

Figure 9 : Long Duration Over-load Detection.







#### 3. SWITCHING OSCILLATOR AND SYNCHRONIZATION

Switching oscillator

When the TEA2164 control circuit operates in burst mode, the switching frequency is fixed by the

free frequency oscillator. The period is determined by two external components Co and Ro.



Figure 11 : Free Frequency Running.

Synchronization

When the master-circuit starts to send pulses both oscillators are not synchronous. In order to avoid any erratic conduction of the power transistor, the first synchronization will be taken into account when a positive synchronization pulse will arrive simultanously with the sawtooth return of the TEA2164 oscillator.

To get synchronization the free frequency must be higher than the synchronization frequency.

To < T<sub>sync.<</sub> 1.50 To





#### - Operation after synchronization







Cases (2) (3) (4) do not occur in normal operating.

## 4. MAXIMUM DUTY CYCLE LIMITATION

Burst mode : The maximum duty cycle is controlled by the voltage on pin 9 (fig. 13).

Synchronized mode : Normally the maximum duty cycle is set by the master circuit. However the maxi-

mum conducting time will never exceed the value given by the comparison of the oscillator wave-form with the 2.5V internal threshold.



SGS-THOMSON

Figure 13 : Maximum Duty Cycle Limitation.

15/20

#### 5. OUTPUT STAGE

TEA2164 output stage has been designed to drive switching bipolar transistor.

- Each base drive begins with a positive pulse IBON that realizes an efficient transistor turn-on.
- After the starting pulse IBON, the base current is proportional to the collector current. The current gain is easily fixed by a resistor R (fig. 15).

Figure 14 : Output Stage Architecture and Base Drive.

 A fast and safe transistor tum-off is realized by a fast positive base current cut-off and by applying a negative base drive which draws stored carriers. A typical 0.7s delay prevents from crossconduction of positive and negative output stages.



Remark : In order to reduce power dissipation on the positive output stage with the low gain transistors, for high base currents the positive output stage operates in saturated mode (fig. 15). This can be achieved by using a resistor between Vcc and V+.

#### 6. MONITOR APPLICATIONS

In most of monitor applications, the power supply must start-up under full load conditions and the stand-by mode is no longer useful. be higher in these applications than on TV application (typ. :  $1\mu F).$ 

The energy of the starting burst must be high enough to ensure start-up, then the capacitor C1 must





Figure 15: Power Supply Start-up and Normal Operation.



#### COMPLETE APPLICATION DIAGRAM

(SMPS + DEFLECTION) (with stand-by function)



SGS-THOMSON MICROELECTROMICS

57

# STAND-ALONE 32 KHz POWER SUPPLY ELECTRICAL DIAGRAM



## PACKAGE MECHANICAL DATA

## 16 PINS - PLASTIC DIP



