TDA7325

PLL RADIO TUNING SYNTHESIZER

ADVANCE DATA

 ON-CHIP PRESCALER WITH UP TO 150 MHz INPUT FREQUENCY.

SGS-THOMSON MICROELECTRONICS

- ON-CHIP AM AND FM INPUT AMPLIFIERS WITH HIGH SENSITIVITY (30 mV).
- LOW CURRENT DRAIN (TIPICALLY 20 mA FOR AM AND 25 mA FOR (FM) OVER A WIDE SUPPLY VOLTAGE RANGE (4V TO 10V).
- ON-CHIP AMPLIFIER FOR LOOP FILTER FOR BOTH AM AND FM (UP TO 25V TUNING VOLTAGE).
- ON-CHIP/PROGRAMMABLE CURRENT AMPLIFIER (CHARGE PUMP) TO ADJUST THE LOOP GAIN
- ONLY ONE REFERENCE FREQUENCY FOR BOTH AM AND FM
- HIGH SIGNAL PURITY DUE TO A SAMPLE AND HOLD PHASE DETECTOR FOR THE IN-LOCK CONDITION.
- HIGH TUNING SPEED DUE TO A POWER-FUL DIGITAL MEMORY PHASE DETEC-TOR DURING THE OUT-LOCK CONDITION
- TUNING STEPS FOR AM ARE: 1kHz OR 1.25 kHz FOR A VCO FREQUENCY RANGE OF 512 kHz TO 32 MHz

- TUNING STEPS FOR FM ARE: 10 kHz OR 12.5 kHz FOR A VCO FREQUENCY RANGE OF 150MHz TO 80MHz
- SERIAL 3-LINE BUS INTERFACE TO A MICROCOMPUTER
- TEST OUTPUT PIN

The TDA 7325 is a single chip frequency synthesizer IC in I^2 L technology, which performs all the tuning functions of a PLL radio tuning system. The IC is applicable to all types of radio receivers, e.g. car radios, hi-fi radios and portable radios.



APPLICATION CIRCUIT



June 1988

This is advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice,

1/8

TDA7325

BLOCK DIAGRAM





CONNECTION DIAGRAM

TR	1	18 TEST	PIN	NING	
TCA	2	17 XTAL	1	TR TCA	resistor/capacitors for sample and
тсв	3	16 VCC2	3	TCB DCS	hold circuit decoupling of supply
DCS	C 4	15 VEE	5 6	IN OUT	input of output amplifier output of output amplifier
IN	5	14 CLB	7 8	V _{CC3} FFM	positive supply voltage of output amplifier FM signal input
OUT	6	13 DLEN	9 10	V _{CC1} DCA	positive supply voltage of high frequency logic part decoupling of input amplifiers
VCC 3	7	12 DATA	11	FAM DATA	AM signal input
FFM	8	11 FAM	13 14	CLB	BUS
V _{CC1}	9	10 DCA	15 16	V _{EE} V _{CC2}	ground positive supply voltage of low frequency logic part
		2-1003	17 18	XTAL TEST	reference oscillator input test output

ABSOLUTE MAXIMUM RATINGS

V _{cc1} : V _{cc2}	Supply voltage; logic and analogue part	-0.3 to 13.2	V
V _{CC3}	Supply voltage; output amplifier	V_{CC2} to +30	V
Ptot	Total power dissipation	max. 800	mW
Tamb	Operating ambient temperature range	-25 to +70	°C
T _{stg}	Storage temperature range	-40 to +150	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = 0 V$; $V_{CC1} = V_{CC2} = 5 V$; $V_{CC3} = 20 V$; $T_{amb} = 25^{\circ}$ C; unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{CC1} V _{CC2} V _{CC3}	Supply voltages		4 4 V _{CC2}	5 5 -	10 10 25	v v v
	Supply currents*					
l _{tot} l _{tot} l _{CC3}	AM mode FM mode	Itot = ICC1 + ICC2 in-lock; BRM = '1; IOUT = 0		20 25	- - 1	mA mA mA

* When the bus is in the active mode (see BRM in Control Information), 4.5 mA should be added to the figures given.



TDA7325

ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
	RF inputs (FAM, FFM)					
feam	AM input frequency		512 kHz	_	32	MHz
feem	FM input frequency		80	_	150	MHz
Vitems	Input voltage at FAM		30	_	500	mV
Vi (rms)	Input voltage at FFM		30	_	500	mV
R	Input resistance at FAM		_	2	_	kΩ
R	Input resistance at FFM		-	135	-	Ω
C	Input capacitance at FAM		-	3.5	-	pF
C	Input capacitance at FFM		-	3	-	pF
∨ _s /∨ _{ns}	Voltage ratio allowed between selected and non-selected input		-	-30	-	dB
	Crystal oscillator (XTAL)	see note 1				
FXTAL	Maximum input frequency		4	-	-	MHz
Rs	Crystal series resistance		-	-	150	Ω
	BUS inputs (DLEN, CLUB, DATA)					
VII	Input voltage LOW		0	_	0.8	V
VIH	Input voltage HIGH		2.4	_	Vcci	V
-111	Input current LOW	V II = 0.8 V	- 1	_	10	μA
Чн	Input current HIGH	V _{IH} = 2.4 V	-	-	10	μA
	BUS inputs timing (DLEN, CLB, DATA)	see also Fig. 2 and note 2				
to Riead	Lead time for CLB to DLEN		1 1	_	-	μs
Tlead	Lead time for DATA to the first CLB pulse		0.5	-	-	μs
tCLBlag1	Set-up time for DLEN to CLB		5	-	-	μs
^t CLBH	CLB pulse width HIFH		5	-	-	μs
^t CLBL	CLB pulse width LOW		5	-	-	μs
DATAlead	Set-up time for DATA to CLB		8	-	-	μs
^t DATAhold	Hold time for DATA to CLB		0	-	-	μs
^t DLENhold	Hold time for DLEN to CLB		2	-	-	μs
^t CLBlag2	Set-up time for DLEN to CLB load pulse		2	-	-	μs
tDIST	Busy time from load pulse to next start to transmission	next transmission after word 'B' to other device	5	-	-	μs
toist	Busy time	or	0.3	_	_	ms
.0131	asynchronous mode	next transmission to SAA1057 after word 'A'	1.3	-	-	ms
-	Sample and hold circuit (TR, TCA, TCB)	see also notes 3; 4				
VTCA.VTCB	Minimum output voltage		-	1.3	-	V
VTCA, VTCB	Maximum output voltage		-	Vcc2-0.7		V
CTCA	Capacitance at TCA	REFH = '1'	-	-	2.2	nF
CTA	(external)	REFH = '0'	-	-	2.7	nF
tDIS	Discharge time at TCA	REFH = '1' REFH = '0'	-	5 6.25		μs μs



ELECTRICAL	CHARACTERISTICS	(continued)
------------	-----------------	-------------

Parameter						Test Conditions	Min.	Тур.	Max.	Unit
V _{TR} I _{bias}	Voltag Bias cu	e at TF irrent i	durin nto TC	g disch A, TCI	arge 3	in-look		0.7 10	-	V nA
	Progra amplif	mmabli ier (PC)	e curre A)	nt						
± ldig	Output current of the dig. phase detector Current gain of PCA CP3 CP2 CP1 CP0						_	0.4	-	mA
G P1 G P2 G P3 G P4 G P5	P1 P2 P3 P4 P5	0 0 0 1	0 0 1 1	0 0 1 1 1	0 1 0 0	V _{CC2} >5 V (only for P1)		0.023 0.07 0.23 0.7 2.3		
	Ratio b rent of voltage	setween S/H in on	to PCA	utput of and t	bur- he					
S _{TCB} ∆V _{TCB}	C _{TCB} Offset	voltage	on TC	в		in lock	-	1.0 1	_	μΑ/Α V
	Output amplifier (IN, OUT))					
VIN	Input voltage					in-lock; equal to internal reference voltage	-	1.3	-	V
Vout Vout Vout ± Iout	T Output voltages minimum T Output voltages maximum T Output voltages maximum JT Maximum output current					-I _{OUT} = 1 mA I _{OUT} = 1 mA I _{OUT} = 0.1 mA V _{OUT} = V _{CC3} -4V	- V _{CC3} -2.5V 	V _{CC3} -1	0.5 - - -	V V MA
	Test ou	tput (1	EST)							
V⊤∟ V⊤H I _{Toff} I _{Ton}	Output voltage LOW Output voltage HIGH Output current OFF Output current ON					V _{TH} V _{TL}	_ _ 150		0.5 12 10 -	V V µА µА
	Ripple	rejectio	on * *							
	at f _{ripple} = 100 Hz ΔVcc1/ΔVouт ΔVcc2/ΔVouт ΔVcc2/ΔVouт ΔVcc3/ΔVouт					Vout ≤ Vcc3-3V	-	77 70 60	-	dB dB dB

SGS-THOMSON

Open collector output ** Measured in Fig. 6

NOTES

- 1. Pin 17 (XTAL) can also be used as an input for an external clock.
- The values given in Fig. 1 are a typical application example.
- 2. See BUS information in section 'operation description .
- 3. The output voltage at TCB and TCA is typically %V_{CC2} +0.3V when the tuning system is in-lock via the sample and hold phase detector. The control voltage at TCB is defined as the difference between the actual voltage at TCB and the value calculated from the formula %V_{CC2} +0.3V.
- Crystal oscillator frequency f_{XTAL} = 4 MHz.





GENERAL DESCRIPTION

The TDA 7325 performs the entire PPL synthesizer function (from frequency inputs to tuning voltage output) for all types of radios with the AM and FM frequency ranges.

The circuit comprises the following:

- Separate input amplifiers for the AM and FM VCO-signal.
- A divider-by-10 for the FM channel.
- A multiplexer which selects the AM or FM input
- A sample and hold phase detector for the in-lock condition, to achieve the high spectral purity of the VCO signal.
- A digital memory frequency/phase detector, which operates at a 32 times higher frequency than the sample and hold phase detector, so fast tuning can be achieved.
- An-in-lock counter detects when the system is in-lock. The digital phase detector is switchedoff automatically when an in-lock condition is detected.
- A reference frequency oscillator followed by a reference divider. The frequency is generated by a 4 MHz quartz crystal. The reference frequency can be chosen either 32 kHz or 40 kHz for the digital phase detector (that means 1 kHz and 1.25 kHz for the sample and hold phase detector), which results in tuning steps of 1 kHz and 1.25 kHz for AM, and 10 kHz and 12.5 kHz for FM.
- A programmable current amplifier (charge pump), which controls the output current of both the digital and the sample/hold phase detector in a range of 40 dB. It also allows the loop gain of the runing system to be adjusted by the microcomputer.
- A tuning voltage amplifier, which can deliver a tuning voltage of up to 25 V.
- BUS; this circuitry consists of a format control part, a 16-bit shift register and two 15-bit latches. Latch A contains the to be tuned frequency information in a binary code. This binary-coded number, multiplied by the tuning spacing, is equal to the synthesized frequency. The programmable divider (without the fixed divide-by-10 prescaler for FM) can be programmed in a range between 512 and 32 767 (see Fig. 3). Latch B contains the control information.

OPERATION DESCRIPTION

Control information

The following functions can be controlled with the data word bits in latch B, For data word format and bit position see Fig. 3.

FM FM/AM selection; '1' = FM, '0' = AM

- REFH reference frequency selection; '1' = 1.25 kHz, '0' = 1 kHz (sample and hold phase (detector)
- CP3 control bits for the programmable current

CP1 amplifier (see section Electrical Charac-

CPO teristics)

PDMO

SB2 enables last 8 bits (SLA to T0) of data word B; '1' enables '0' = disables; when programmed '0', the last 8 bits of data word B will be set to '0' automatically

SLA load mode of latch A; '1' = synchronous, '0' asynchronous

PDM1 phase detector mode

PDM1	PDM0	digital phase detector
0	×	automatic on/off
1	0	on
1	1	off

- BRM bus receiver mode bit; in this mode the supply current of the BUS receiver will be switched-off automatically after a data transmission (current-draw is reduced); '1' = current switched; '0' = current always on
- T3 test bit; must be programmed always '0'
- T2 test bit; selects the reference frequency (32 or 40 kHz) to the TEST pin
- T1 test bit; must be programmed always '0'
- T0 test bit; selects the output of the programmable counter to the TEST pin

-				
Т3	T2	T1	TO	TEST (pin 18)
0	0	0	0	1
0	1	0	0	reference frequency
0	0	0	1	output progrrammable counter
0	1	0	1	output in-lock counter '0' = out-lock '1' = in-lock









SGS-THOMSON NICROELECTRONICS

51.





10

F

12

13

BRM

PDM1 PDM0

SLA

SB2

CPO

CP1

CP2

REFH CP3

ML

-

leading

DATA WORD B

10

bits stored in latch

S-7668

APPLICATION INFORMATION

Initialize procedure

Either a train of at least 10 clock pulses should be applied to the clock input (CLB) or word B should be transmitted, to achieve proper initialization of the device.

For the complete initialization (defining all control bits) a transmission of word B should follow. This means that the IC is ready to accept word A.

Synchronous/asynchronous operation

Synchronous loading of the frequency word into the programmable counter can be achieved when bit 'SLA' of word B is set to '1'. This mode should be used for small frequency steps where low tuning noise is important (e.g. search and manual tuning). This mode should not be used for frequency changes of more than 31 tuning steps. In this case asynchronous loading is necessary. This is achieved by setting bit 'SLA' to '0'. The in-lock condition will then be reached more quickly, because the frequency information is loaded immediately into the divider.

Restrictions to the use of the programmable current amplifier

The lowest current gain (0.023) must not be used in the in-lock condition when the supply voltage V_{CC2} is below 5 V (CP3, CP2, CP1 and CP0 are all set to '0'). This is to avoid possible instability of the loop due to a too small range of the sample and hold phase detector in this condition (see also section 'Electrical Characteristics').