

20W BRIDGE AMPLIFIER FOR CAR RADIO

The TDA2005 is class B dual audio power amplifier in MULTIWATT[®] package specifically designed for car radio application: **power booster amplifiers** are easily designed using this device that provides a high current capability (up to 3.5A) and that can drive very low impedance loads (down to 1.6Ω in stereo applications) obtaining an output power of more than 20W (bridge configuration).

High output power: $P_o = 10 + 10W @ R_L = 2\Omega$, $d = 10\%$; $P_o = 20W @ R_L = 4\Omega$, $d = 10\%$.


High reliability of the chip and package with additional complete safety during operation thanks to protection against:

- output DC and AC short circuit to ground;
- overrating chip temperature
- load dump voltage surge
- fortuitous open ground
- very inductive loads

Flexibility in use: bridge or stereo booster amplifiers with or without bootstrap and with programmable gain and bandwidth.

Space and cost saving: very low number of external components, very simple mounting system with no electrical isolation between the package and the heatsink (one screw only).

In addition, the circuit offers **loudspeaker protection** during short circuit for one wire to ground.



Multiwatt-11[®]

ORDERING NUMBERS:

TDA2005M - Bridge application

TDA2005S - Stereo application


ABSOLUTE MAXIMUM RATINGS

V_s	Operating supply voltage	18	V
V_s	DC supply voltage	28	V
V_s	Peak supply voltage (for 50ms)	40	V
I_o (*)	Output peak current (non repetitive $t = 0.1ms$)	4.5	A
I_o (*)	Output peak current (repetitive $f \geq 10Hz$)	3.5	A
P_{tot}	Power dissipation at $T_{case} = 60^\circ C$	30	W
T_{stg}, T_j	Storage and junction temperature	-40 to 150	$^\circ C$


(*) The max. output current is internally limited.

CONNECTION DIAGRAM

(Top view)



SCHEMATIC DIAGRAM



THERMAL DATA

$R_{th\ j-case}$ Thermal resistance junction-case

max 3 °C/W

BRIDGE AMPLIFIER APPLICATION (TDA 2005M)

Fig. 1 - Test and application circuit (Bridge amplifier)





Fig. 2 - P.C. board and component layout (scale 1:1)



ELECTRICAL CHARACTERISTICS (Refer to the bridge application circuit, $T_{amb} = 25^{\circ}\text{C}$, $G_v = 50\text{ dB}$, $R_{th}(\text{heatsink}) = 4^{\circ}\text{C/W}$, unless otherwise specified).

Parameters		Test conditions	Min.	Typ.	Max.	Unit
V_s	Supply voltage		8		18	V
V_{os}	Output offset voltage(°) (between pin 8 and 10)	$V_s = 14.4\text{V}$ $V_s = 13.2\text{V}$			150 150	mV mV
I_d	Total quiescent drain current	$V_s = 14.4\text{V}$ $R_L = 4\Omega$		75	150	mA
		$V_s = 13.2\text{V}$ $R_L = 3.2\Omega$		70	160	mA
P_o	Output power	$d = 10\%$ $f = 1\text{ KHz}$				
		$V_s = 14.4\text{V}$ $R_L = 4\Omega$ $R_L = 3.2\Omega$	18 20	20 22		W W
		$V_s = 13.2\text{V}$ $R_L = 3.2\Omega$	17	19		W
d	Distortion	$f = 1\text{ KHz}$ $V_s = 14.4\text{V}$ $R_L = 4\Omega$ $P_o = 50\text{ mW}$ to 15W $V_s = 13.2\text{V}$ $R_L = 3.2\Omega$ $P_o = 50\text{ mW}$ to 13W			1	%
					1	%
V_i	Input sensitivity	$f = 1\text{ KHz}$ $P_o = 2\text{W}$ $R_L = 4\Omega$ $P_o = 2\text{W}$ $R_L = 3.2\Omega$		9 8		mV mV
R_i	Input resistance	$f = 1\text{ KHz}$	70			$\text{K}\Omega$
f_L	Low frequency roll off (-3 dB)	$R_L = 3.2\Omega$			40	Hz
f_H	High frequency roll off (-3 dB)	$R_L = 3.2\Omega$	20			KHz
G_v	Closed loop voltage gain	$f = 1\text{ KHz}$		50		dB
e_N	Total input noise voltage	$R_g = 10\text{ K}\Omega$ (°)		3	10	μV
SVR	Supply voltage rejection	$R_o = 10\text{ K}\Omega$ $C_4 = 10\mu\text{F}$ $f_{\text{ripple}} = 100\text{ Hz}$ $V_{\text{ripple}} = 0.5\text{ V}$	45	55		dB
η	Efficiency	$V_s = 14.4\text{V}$ $f = 1\text{ KHz}$ $P_o = 20\text{W}$ $R_L = 4\Omega$		60		%
		$P_o = 22\text{W}$ $R_L = 3.2\Omega$		60		%
		$V_s = 13.2\text{V}$ $f = 1\text{ KHz}$ $P_o = 19\text{W}$ $R_L = 3.2\Omega$		58		%
T_j	Thermal shut-down junction temperature	$V_s = 14.4\text{V}$ $R_L = 4\Omega$ $f = 1\text{ KHz}$ $P_{\text{tot}} = 13\text{W}$		145		$^{\circ}\text{C}$
V_{OSH}	Output voltage with one side of the speaker shorted to ground	$V_s = 14.4\text{V}$ $R_L = 4\Omega$ $V_s = 13.2\text{V}$ $R_L = 3.2\Omega$			2	V

(°) For TDA 2005M only.

(°°) Bandwidth filter: 22 Hz to 22 KHz.

Fig. 3 - Output offset voltage vs. supply voltage




Fig. 4 - Distortion vs. output power (Bridge amplifier)





Fig. 5 - Distorsion vs. output power (Bridge amplifier)



BRIDGE AMPLIFIER DESIGN

The following considerations can be useful when designing a bridge amplifier.

Parameter		Single ended	Bridge
$V_{O \max}$	Peak output voltage (before clipping)	$\frac{1}{2} (V_S - 2 V_{CE \text{ sat}})$	$V_S - 2 V_{CE \text{ sat}}$
$I_{O \max}$	Peak output current (before clipping)	$\frac{1}{2} \frac{(V_S - 2 V_{CE \text{ sat}})}{R_L}$	$\frac{V_S - 2 V_{CE \text{ sat}}}{R_L}$
$P_{O \max}$	rms output power (before clipping)	$\frac{1}{4} \frac{(V_S - 2 V_{CE \text{ sat}})^2}{2 R_L}$	$\frac{(V_S - 2 V_{CE \text{ sat}})^2}{2 R_L}$

where: $V_{CE \text{ sat}}$ = output transistors saturation voltage
 V_S = allowable supply voltage
 R_L = load impedance.

Voltage and current swings are twice for a bridge amplifier in comparison with single ended amplifier. In other words, with the same R_L the bridge configuration can deliver an output power that is four times the output power of a single ended amplifier, while, with the same max output current the bridge configuration can deliver an output power that is twice the output power of a single ended amplifier. Care must be taken when selecting V_S and R_L in order to avoid


an output peak current above the absolute maximum rating.

From the expression for $I_{O \max}$, assuming $V_S = 14.4V$ and $V_{CE \text{ sat}} = 2V$, the minimum load that can be driven by TDA2005 in bridge configuration is:

$$R_{L \min} = \frac{V_S - 2 V_{CE \text{ sat}}}{I_{O \max}} = \frac{14.4 - 4}{3.5} = 2.97 \Omega$$

BRIDGE AMPLIFIER DESIGN (continued)

Fig. 6 - Bridge configuration.



The voltage gain of the bridge configuration is given by (see fig. 6):

$$G_v = \frac{V_o}{V_i} = 1 + \frac{R_1}{\left(\frac{R_2 \cdot R_4}{R_2 + R_4}\right)} + \frac{R_3}{R_4}$$


For sufficiently high gains (40 ÷ 50 dB) it is possible to put $R_2 = R_4$ and $R_3 = 2 R_1$, simplifying the formula in:

$$G_v = 4 \frac{R_1}{R_2}$$

G _v (dB)	R ₁ (Ω)	R ₂ =R ₄ (Ω)	R ₃ (Ω)
40	1000	39	2000
50	1000	12	2000

STEREO AMPLIFIER APPLICATION (TDA 2005S)

Fig. 7 - Typical application circuit



ELECTRICAL CHARACTERISTICS (Refer to the stereo application circuit, $T_{amb} = 25^{\circ}\text{C}$, $G_v = 50\text{ dB}$, $R_{th(\text{heatsink})} = 4^{\circ}\text{C/W}$, unless otherwise specified).

Parameters		Test conditions	Min.	Typ.	Max.	Unit
V_s	Supply voltage		8		18	V
V_o	Quiescent output voltage	$V_s = 14.4\text{V}$ $V_s = 13.2\text{V}$	6.6 6	7.2 6.6	7.8 7.2	V V
I_d	Total quiescent drain current	$V_s = 14.4\text{V}$ $V_s = 13.2\text{V}$		65 62	120 120	mA mA
P_o	Output power (each channel)	$f = 1\text{ KHz}$ $V_s = 14.4\text{V}$ $d = 10\%$ $R_L = 4\Omega$ $R_L = 3.2\Omega$ $R_L = 2\Omega$ $R_L = 1.6\Omega$ $V_s = 13.2\text{V}$ $R_L = 3.2\Omega$ $R_L = 1.6\Omega$ $V_s = 16\text{V}$ $R_L = 2\Omega$	6 7 9 10 6 9	6.5 8 10 11 6.5 10 12		W W W W W W W
d	Distortion (each channel)	$f = 1\text{ KHz}$ $V_s = 14.4\text{V}$ $P_n = 50\text{ mW to } 4\text{W}$ $V_s = 14.4\text{V}$ $P_n = 50\text{ mW to } 6\text{W}$ $V_s = 13.2\text{V}$ $P_n = 50\text{ mW to } 3\text{W}$ $V_s = 13.2\text{V}$ $P_o = 40\text{ mW to } 6\text{W}$ $R_L = 4\Omega$ $R_L = 2\Omega$ $R_L = 3.2\Omega$ $R_L = 1.6\Omega$		0.2 0.3 0.2 0.3	1 1 1 1	% % % %
CT	Cross talk ($^{\circ}$)	$V_s = 14.4\text{V}$ $R_L = 4\Omega$ $V_o = 4\text{V}_{rms}$ $R_g = 5\text{ K}\Omega$	$f = 1\text{ KHz}$ $f = 10\text{ KHz}$	60 45		dB dB
V_i	Input saturation voltage		300			mV
V_i	Input sensitivity	$f = 1\text{ KHz}$ $P_o = 1\text{W}$ $R_L = 4\Omega$ $R_L = 3.2\Omega$		6 5.5		mV
R_i	Input resistance	$f = 1\text{ KHz}$	70	200		$\text{K}\Omega$
f_L	Low frequency roll off (-3 dB)	$R_L = 2\Omega$			50	Hz
f_H	High frequency roll off (-3 dB)	$R_L = 2\Omega$	15			KHz
G_v	Voltage gain (open loop)	$f = 1\text{ KHz}$		90		dB
G_v	Voltage gain (closed loop)	$f = 1\text{ KHz}$	48	50	51	dB
ΔG_v	Closed loop gain matching			0.5		dB
e_N	Total input noise voltage	$R_g = 10\text{ K}\Omega$ ($^{\circ}$)		1.5	5	μV

($^{\circ}$) For TDA 2005S only.

($^{\circ}$) Bandwidth filter: 22 Hz to 22 KHz.

ELECTRICAL CHARACTERISTICS (continued)

Parameters		Test conditions	Min.	Typ.	Max.	Unit
SVR	Supply voltage rejection	$R_G = 10\text{ K}\Omega$ $f_{\text{ripple}} = 100\text{ Hz}$ $C_3 = 10\text{ }\mu\text{F}$ $V_{\text{ripple}} = 0.5\text{ V}$	35	45		dB
η	Efficiency	$V_S = 14.4\text{ V}$ $f = 1\text{ KHz}$ $R_L = 4\Omega$ $P_O = 6.5\text{ W}$		70		%
		$R_L = 2\Omega$ $P_O = 10\text{ W}$		60		%
η	Efficiency	$V_S = 13.2\text{ V}$ $f = 1\text{ KHz}$ $R_L = 3.2\Omega$ $P_O = 6.5\text{ W}$		70		%
		$R_L = 1.6\Omega$ $P_O = 10\text{ W}$		60		%
T_J	Thermal shut-down junction temperature			145		$^{\circ}\text{C}$

Fig. 8 - Quiescent output voltage vs. supply voltage




Fig. 9 - Quiescent drain current vs. supply voltage




Fig. 10 - Distortion vs. output power




Fig. 11 - Output power vs. supply voltage




Fig. 12 - Output power vs. supply voltage




Fig. 13 - Distortion vs. frequency




Fig. 14 - Distorsion vs. frequency




Fig. 15 - Supply voltage rejection vs. C_3




Fig. 16 - Supply voltage rejection vs. frequency




Fig. 17 - Supply voltage rejection vs. values of capacitors C_2 and C_3




Fig. 18 - Supply voltage rejection vs. values of capacitors C_2 and C_3




Fig. 19 - Gain vs. input sensitivity




Fig. 20 - Gain vs. input sensitivity




Fig. 21 - Total power dissipation and efficiency vs. output power (bridge)





Fig. 22 - Total power dissipation and efficiency vs. output power



APPLICATION SUGGESTION

The recommended values of the components are those shown on Bridge application circuit of fig. 1. Different values can be used, the following table can help the designer.

Component	Recommended Value	Purpose	Larger than	Smaller than
R ₁	120 K Ω	Optimization of the output symmetry	Smaller P _O max	Smaller P _O max
R ₂	1 K Ω	Closed loop gain setting (see BRIDGE AMPLIFIER DESIGN) (*)		
R ₃	2 K Ω			
R ₄ and R ₅	12 Ω			
R ₆ and R ₇	1 Ω	Frequency stability	Danger of oscillation at high frequency with inductive loads	
C ₁	2.2 μ F	Input DC decoupling	High turn on delay	Higher turn on pop. Higher low frequency cutoff. Increase of noise.
C ₂	2.2 μ F	Optimization of turn on pop and turn on delay.		
C ₃	0.1 μ F	Supply by pass		Danger of oscillation.
C ₄	10 μ F	Ripple Rejection	Increase of SVR. Increase of the switch-on time.	Degradation of SVR.
C ₅ and C ₇	100 μ F	Bootstrapping		Increase of distortion at low frequency.
C ₆ and C ₈	220 μ F	Feedback input DC decoupling, low frequency cutoff.		Higher low frequency cutoff.
C ₉ and C ₁₀	0.1 μ F	Frequency stability.		Danger of oscillation.

(*) The closed loop gain must be higher than 32dB.

APPLICATION INFORMATION

Fig. 23 - Bridge amplifier without bootstrap





Fig. 24 - P.C. board and component layout of the circuit of Fig. 23 (1 : 1 scale)



APPLICATION INFORMATION (continued)

Fig. 25 - Dual - Bridge amplifier





Fig. 26 - P.C. board and components layout of circuit of Fig. 25 (1:1 scale)



APPLICATION INFORMATION (continued)



Fig. 27 - Low cost bridge amplifier ($G_v = 42\text{dB}$)

Fig. 28 - P.C. and component layout of the circuit of Fig. 27 (1:1 scale)



APPLICATION INFORMATION (continued)

Fig. 29 - 10 + 10W stereo amplifier with tone balance and loudness control




Fig. 30 - Tone control response (circuit of Fig. 29)




Fig. 31 - 20W Bus amplifier







Fig. 32 - Simple 20W two way amplifier ($F_c = 2\text{KHz}$)Fig. 33 - Bridge amplifier circuit suited for low-gain applications ($G_v = 34\text{dB}$)

APPLICATION INFORMATION (continued)

Fig. 34 - Example of muting circuit



BUILT-IN PROTECTION SYSTEMS

Load dump voltage surge

The TDA2005 has a circuit which enables it to withstand a voltage pulse train, on pin 9, of the type shown in Fig. 36.

If the supply voltage peaks to more than 40V, then an LC filter must be inserted between the supply and pin 9, in order to assure that the pulses at pin 9 will be held within the limits shown.

A suggested LC network is shown in Fig. 35. With this network, a train of pulses with amplitude up to 120V and width of 2ms can be applied at point A. This type of protection is ON when the supply voltage (pulse or DC) exceeds 18V. For this reason the maximum operating supply voltage is 18V.

Fig. 35





Fig. 36



Short circuit (AC and DC conditions)

The TDA2005 can withstand a permanent short-circuit on the output for a supply voltage up to 16V.

Polarity inversion

High current (up to 10A) can be handled by the device with no damage for a longer period than the blow-out time of a quick 2A fuse (normally connected in series with the supply). This feature is added to avoid destruction, if during fitting to the car, a mistake on the connection of the supply is made.

Open ground

When the radio is in the ON condition and the ground is accidentally opened, a standard audio amplifier will be damaged. On the TDA2005 protection diodes are included to avoid any damage.

Inductive load

A protection diode is provided to allow use of the TDA2005 with inductive loads.

DC voltage

The maximum operating DC voltage for the TDA2005 is 18V.

However the device can withstand a DC voltage up to 28V with no damage. This could occur during winter if two batteries are series connected to crank the engine.

BUILT-IN PROTECTION SYSTEMS (continued)

Thermal shut-down

The presence of a thermal limiting circuit offers the following advantages:

- 1) an overload on the output (even if it is permanent), or an excessive ambient temperature can be easily withstood.
- 2) the heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no device damage in the case of excessive junction temperature: all that happens is that P_o (and therefore P_{tot}) and I_d are reduced.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); Fig. 37 shows the dissippable power as a function of ambient temperature for different thermal resistance.

Loudspeaker protection

The circuit offers loudspeaker protection during short circuit for one wire to ground.

Fig. 37 - Maximum allowable power dissipation vs. ambient temperature




Fig. 38 - Output power and drain current vs. case temperature




Fig. 39 - Output power and drain current vs. case temperature

