



Features

- Single 3-V Supply Voltage
- High-power-added Efficient Power Amplifier (P_{out} Typically 28 dBm)
- Ramp-controlled Output Power
- Low-noise Preamplifier (NF Typically 2.1 dB)
- Biasing for External PIN Diode T/R Switch
- Current-saving Standby Mode
- Few External Components
- Package: HP-VFQFP-N20

Description


The T7026 is a monolithic SiGe transmit/receive front-end IC with power amplifier, low-noise amplifier and T/R switch driver. It is especially designed for operation in TDMA systems like DECT, IEEE 802.11 FHSS WLAN, home RF and ISM proprietary radios. Due to the ramp-control feature and a very low quiescent current, an external switch transistor for V_S is not required.

Electrostatic sensitive device.

Observe precautions for handling.



Figure 1. Block Diagram



ISM 2.4 GHz Front End IC


T7026

Preliminary



Pin Configuration

Figure 2. Pinning HP-VFQFP-N20



Pin Description

Pin	Symbol	Function
1	RX_ON	RX active high
2	R_SWITCH	Resistor to GND sets the PIN diode current
3	SWITCH_OUT_RX	Switched current output for PIN diode (active in RX mode)
4	SWITCH_OUT_TX	Switched current output for PIN diode (active in TX mode)
5	GND_LNA1	Ground
6	LNA_IN	Low-noise amplifier input
7	GND_LNA2	Ground
8	V3_PA_OUT	Inductor to power supply and matching network for power amplifier output
9	V3_PA_OUT	Inductor to power supply and matching network for power amplifier output
10	V3_PA_OUT	Inductor to power supply and matching network for power amplifier output
11	V2_PA	Inductor to power supply for power amplifier
12	V2_PA	Inductor to power supply for power amplifier
13	GND	Ground
14	V1_PA	Supply voltage for power amplifier
15	n.c.	Not connected
16	RAMP	Power ramping control input
17	PA_IN	Power amplifier input
18	VS_LNA	Supply voltage input for low-noise amplifier
19	LNA_OUT	Low-noise amplifier output
20	PU	Power-up active high
Slug	GND	Ground

Absolute Maximum Ratings

All voltages are referred to ground (Pins GND and slug)

Parameters	Symbol	Value	Unit
Supply voltage Pins VS_LNA, V1_PA, V2_PA and V3_PA_OUT, no RF	V_S	5	V
Junction temperature	T_j	150	°C
Storage temperature	T_{stg}	-40 to +125	°C
RF input power LNA	P_{inLNA}	-5 dBm	dBm
RF input power PA	P_{inPA}	10 dBm	dBm

Thermal Resistance

Parameters	Symbol	Value	Unit
Junction ambient HP-VFQFP-N20, slug soldered on PCB	R_{thJA}	27	K/W

Operating Range

All voltages are referred to ground (Pins GND and slug). Power supply points are VS_LNA, V1_PA, V2_PA, V3_PA_OUT. The following table represents the sum of all supply currents depending on the TX/RX mode.

Parameters	Symbol	Min.	Typ.	Max.	Unit
Supply voltage Pins V1_PA, V2_PA and V3_PA_OUT	V_S	2.7	3.6	4.6	V
Supply voltage Pin VS_LNA	V_S	2.7	3.0	5.5	V
Supply current TX	I_S		470		mA
RX	I_S		8		mA
Standby current PU = 0	I_S		10		µA
Ambient temperature	T_{amb}	-25	+25	+70	°C

Electrical Characteristics

Test conditions (unless otherwise specified): $V_S = 3.6$ V, $T_{amb} = 25$ °C

Parameters	Test Conditions	Symbol	Min.	Typ.	Max.	Unit
Power Amplifier ⁽¹⁾						
Supply voltage	Pins V1_PA, V2_PA and V3_PA_OUT	V_S	2.7	3.0	4.6	V
Supply current	TX	I_{S_TX}		470		mA
	RX (PA off), $V_{RAMP} \leq 0.1$ V	I_{S_RX}			10	µA
Standby current	Standby for $V_{RAMP} \leq 0.1$ V	$I_{S_standby}$			10	µA
Frequency range	TX	f	2.4		2.5	GHz

- Notes:
1. Power amplifier shall be unconditionally stable, maximum duty cycle 100%, true cw operation, maximum load mismatch and duration TBD.
 2. With external matching network, load impedance 50 Ω.
 3. Low-noise amplifier shall be unconditionally stable.
 4. With external matching components.

Electrical Characteristics (Continued)

Test conditions (unless otherwise specified): $V_S = 3.6\text{ V}$, $T_{\text{amb}} = 25^\circ\text{C}$

Parameters	Test Conditions	Symbol	Min.	Typ.	Max.	Unit
Gain-control range	TX	ΔG_p	60	42		dB
Power gain maximum	TX	G_p	28	30	33	dB
Power gain minimum	Pin PA_IN to V3_PA_OUT	G_p	-40		-17	dB
Ramping voltage maximum	TX, power gain (max), Pin RAMP	$V_{\text{RAMP max}}$	1.7	1.75	1.83	V
Ramping voltage minimum	TX, power gain (min), Pin RAMP	$V_{\text{RAMP min}}$		1		V
Ramping current maximum	TX, $V_{\text{RAMP}} = 1.75\text{ V}$, Pin RAMP	$I_{\text{RAMP max}}$			0.5	mA
Power-added efficiency	TX	PAE	33	37		%
Saturated output power	TX, input power = 0 dBm referred to Pins V3_PA_OUT	P_{sat}	27.5	28	28.5	dBm
Input matching ⁽²⁾	TX Pin PA_IN	Load VSWR		<1.5:1	1.5 : 1	
Output matching ⁽²⁾	TX Pins V3_PA_OUT	Load VSWR		<1.5:1	1.5 : 1	
Harmonics at P 1dBCP	TX Pins V3_PA_OUT	2 fo			-30	dBc
Harmonics at P 1dBCP	TX Pins V3_PA_OUT	3 fo			-30	dBc
T/R-switch Driver (Current Programming by External Resistor from R_SWITCH to GND)						
Switch-out current output	Standby, Pin SWITCH_OUT	$I_{\text{S}_O\text{-standby}}$			1	μA
	RX	$I_{\text{S}_O\text{-RX}}$			1	μA
	TX at 100 Ω	$I_{\text{S}_O\text{-100}}$		1.7		mA
	TX at 1.2 k Ω	$I_{\text{S}_O\text{-1k2}}$		7		mA
	TX at 33 k Ω	$I_{\text{S}_O\text{-33k}}$		17		mA
	TX at R switch open	$I_{\text{S}_O\text{-R}}$		19		mA
Low-noise Amplifier ⁽³⁾						
Supply voltage	All, Pin VS_LNA	V_S	2.7	3.0	5.5	V
Supply current	RX	I_S		8	9	mA
Supply current (LNA and control logic)	TX (control logic active) Pin VS_LNA	I_S			0.5	mA
Standby current	Standby, Pin VS_LNA	$I_{\text{S}_\text{standby}}$		1	10	μA
Frequency range	RX	f	2.4		2.5	GHz
Power gain	RX, Pin LNA_IN to LNA_OUT	G_p	15	16	19	dB
Noise figure	RX	NF		2.1	2.3	dB
Gain compression	RX, referred to Pin LNA_OUT	O1dB	-9	-7	-6	dBm
Third-order input interception point	RX	IIP3	-16	-14	-13	dBm
Input matching ⁽⁴⁾	RX, Pin LNA_IN	VSWRin		<2:1	2:1	
Output matching ⁽⁴⁾	RX, Pin LNA_OUT	VSWRout		<2:1	2:1	
Logic Input Levels (RX_ON, PU)						
High input level	= '1', Pins RX_ON and PU	V_{iH}	2.4		V_{S_LNA}	V

Notes: 1. Power amplifier shall be unconditionally stable, maximum duty cycle 100%, true cw operation, maximum load mismatch and duration TBD.

2. With external matching network, load impedance 50 Ω .

3. Low-noise amplifier shall be unconditionally stable.

4. With external matching components.

Electrical Characteristics (Continued)

Test conditions (unless otherwise specified): $V_s = 3.6\text{ V}$, $T_{amb} = 25^\circ\text{C}$

Parameters	Test Conditions	Symbol	Min.	Typ.	Max.	Unit
Low input level	= '0'	V_{iL}	0		0.5	V
High input current	= '1', $V_{iH} = 2.4\text{ V}$	I_{iH}		40	60	μA
Low input current	= '0'	I_{iL}			0.2	μA

- Notes:
1. Power amplifier shall be unconditionally stable, maximum duty cycle 100%, true cw operation, maximum load mismatch and duration TBD.
 2. With external matching network, load impedance $50\ \Omega$.
 3. Low-noise amplifier shall be unconditionally stable.
 4. With external matching components.

Control Logic for LNA and T/R-switch Driver

Operation Mode	PU	RX_ON
Standby	0	0
TX	1	0
RX	1	1

Input/Output Circuits **Figure 3.** Internal Circuitry; PA_IN, V1_PA




Figure 4. Internal Circuitry; RAMP, V1_PA




Figure 5. Internal Circuitry V2_PA




Figure 6. Internal Circuitry V3_PA_OUT




Figure 7. Internal Circuitry SWITCH_OUT_RX, SWITCH_OUT_TX, R_SWITCH, V1_PA




Figure 8. Internal Circuitry LNA_IN, VS_LNA




Figure 9. Internal Circuitry PU, RX_ON, VS_LNA





Figure 10. Internal Circuitry LNA_OUT, VS_LNA




Ordering Information

Extended Type Number	Package	Remarks
T7026-PGS	HP-VFQFP-N20	Tube
T7026-PGQ	HP-VFQFP-N20	Taped and reeled

Package Information

Package: HP-VFQFP-N20
 Exposed pad Var. A
 (acc. JEDEC OUTLINE No. M0-220)

Dimensions in mm



Drawing-No.: 6.543-5069.02-4
 Issue: 2 08.04.02



Atmel Headquarters

Corporate Headquarters

2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 441-0311
FAX 1(408) 487-2600

Europe

Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
TEL (41) 26-426-5555
FAX (41) 26-426-5500

Asia

Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 441-0311
FAX 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 441-0311
FAX 1(408) 436-4314

La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
TEL (33) 2-40-18-18-18
FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle
13106 Rousset Cedex, France
TEL (33) 4-42-53-60-00
FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL 1(719) 576-3300
FAX 1(719) 540-1759

Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
TEL (44) 1355-803-000
FAX (44) 1355-242-743

RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
TEL (49) 71-31-67-0
FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL 1(719) 576-3300
FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
TEL (33) 4-76-58-30-00
FAX (33) 4-76-58-34-80

e-mail

literature@atmel.com

Web Site

<http://www.atmel.com>

© Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Atmel® is the registered trademark of Atmel.

Other terms and product names may be the trademarks of others.



Printed on recycled paper.