| $54 / / / 1 / 1 / 10$ | STK672-010 |
| :---: | :---: |
|  | Unipolar Fixed-Current Chopper (separate excitation) |
|  | Type 1.7 A Output Current Stepping Motor Driver |

## Overview

The STK672-010 is a 4-phase stepping motor driver IC that adopts power MOSFET for its output stage and that uses a unipolar fixed-current chopper scheme. Since the STK672-010 includes a built-in 4-phase distribution controller, the stepping motor driver circuit and the control scheme can be simplified, and the stepping motor driver circuit structure can be standardized. The STK672-010 provides high torque, low vibration, and rapid response based on a W1-2 phase excitation drive scheme. The motor current is voluntary set from externals. Since, compared to the earlier STK6770 Series, the STK672-010 has a smaller package size and reduced drive power dissipation (reduced by $70 \%$ over previous products), it provides a wider operating power supply voltage range.

## Applications

- Send/receive stepping motors in facsimile equipment
- Stepping motor drive for paper feed and optical systems in copier, and drum drive in laser beam printers
- Pen drive in X-Y plotters
- Industrial robots and other stepping motor application products


## Features

- The STK672-010 can easily implement stepping motor drive applications with the provision of a DC power supply and a clock pulse oscillator.
<4-Phase Distribution Controller>
- The STK672-010 supports four excitation types selected by the excitation mode setting (M1 and M2).

1. 4-phase 1 excitation
2. 4-phase 1-2 excitation
3. 4-phase 2 excitation
4. 4-phase W1-2 excitation

- Schmitt input pins (for a high noise margin)
- Controller inputs are CMOS compatible (with built-in pull-up resistors), thus allowing direct control from I/O ports or special-purpose controller LSIs.
- An interval is set up during mutual switching of the $A \bar{A}$ and $B \bar{B}$ phase output signals in 4-phase 2 excitation mode.
<Driver Circuits>
- Since the STK672-010 is a separate excitation type circuit, it supports a wide operating power supply voltage range. $\left(\mathrm{V}_{\mathrm{CC}} 1=5\right.$ to 42 V$)$
- Current detection resistors are provided within the hybrid IC.
- Drive power reduced by $70 \%$ when compared to the STK6770 Series (at 1 A drive).
- Can provide a motor drive current of up to 1.7 A without a heat sink.


## Package Dimensions

unit: mm
4149


■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
$\square$ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

## Specifications

## Absolute Maximum Ratings at $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{\mathrm{CC}}{ }^{1}$ max | No signal | 52 | V |
|  | $\mathrm{V}_{\mathrm{CC}}{ }^{2}$ max | No signal | 7.0 | V |
| Maximum phase output current | $\mathrm{I}_{\mathrm{OH}}$ max | 0.5 s , 1 pulse | 2.5 | A |
| Repeat avalanche capacity | Ear max |  | 38 | mJ |
| Input voltage | $\mathrm{V}_{\text {IN }}$ max |  | 7.0 | V |
| Operating substrate temperature | Tc max |  | 105 | ${ }^{\circ} \mathrm{C}$ |
| Junction temperature | Tj max |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | Tstg |  | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |

## Allowable Operating Ranges at $\mathbf{T a}=\mathbf{2 5}^{\boldsymbol{\circ}} \mathbf{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :---: | :--- | :---: | :---: |
| Operating supply voltage | $\mathrm{V}_{\mathrm{CC}} 1$ | With a signal present | 18 to 42 | V |
|  | $\mathrm{~V}_{\mathrm{CC}}{ }^{2}$ | With a signal present | $5 \pm 5 \%$ | V |
| Input voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 0 to $\mathrm{V}_{\mathrm{CC}}{ }^{2}$ | V |
| Phase drive withstand voltage | $\mathrm{V}_{\mathrm{DSS}}$ |  | 120 | V |
| Phase current | $\mathrm{I}_{\mathrm{OH}} \max$ | Duty: $50 \%$ per phase | 1.7 | A |

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}} \mathbf{1}=36 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}} \mathbf{2}=5 \mathrm{~V}$

| Parameter | Symbol | Conditions | $\min$ | typ | $\max$ | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Output saturation voltage | Vst | $\mathrm{R}_{\mathrm{L}}=23 \Omega$ |  | 1.1 | 1.5 | V |
| Output current (average) | loave | Load (each phase): $\mathrm{R}=3.5 \Omega, \mathrm{~L}=3.8 \mathrm{mH}$ | 0.45 | 0.50 | 0.59 | A |
| FET diode forward voltage | Vdf | $\mathrm{If}=1.0 \mathrm{~A}$ |  | 1.2 | 1.8 | V |
| Current when stopped | Icco |  |  | 36 | 55 | mA |
| On input voltage | $\mathrm{V}_{\mathrm{IH}}$ | Pins $14,15,16,17,18$, and 19 | 4.0 |  |  | V |
| Off input voltage | $\mathrm{V}_{\mathrm{IL}}$ | Pins $14,15,16,17,18$, and 19 |  |  | 1.0 | V |
| Input leakage current | $\mathrm{I}_{\mathrm{I}}$ | Pins $14,15,16,17,18$, and 19 | -600 |  | +30 | $\mu \mathrm{~A}$ |
| C1 to C3 high level voltage | $\mathrm{CV}_{\mathrm{OH}}$ | Pins 1,2, and 3 | 2.4 |  | V |  |
| C 1 to C3 low level voltage | $\mathrm{CV}_{\mathrm{OL}}$ | Pins 1,2, and 3 |  |  | 0.4 | V |
| Chopping frequency | fc | $\mathrm{R} / \mathrm{C}: 2.4 \mathrm{k} \Omega / 6800 \mathrm{pF}$ | 35 | 42 | 50 | kHz |

AC Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}} \mathbf{1}=36 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}} 2=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| Parameter | Symbol | Conditions | min | typ | max |
| :--- | :---: | :--- | :---: | :---: | :---: |
| Delay time | Tpd1 | For the clock path: CLK $\rightarrow \mathrm{A}, \overline{\mathrm{A}, \mathrm{B}, \overline{\mathrm{B}}}$ |  |  |  |
|  | Tpd2 | For the clock path: CLK $\rightarrow \mathrm{C} 1, \mathrm{C} 2, \mathrm{C} 3$ |  | 2 |  |
| Output signal interval | Tin | Only for 4-phase 2 excitation |  |  |  |
| Maximum clock frequency | f CLK |  | 20 |  | $\mu \mathrm{~s}$ |

Note: Use a rated power supply.

## Definition of the Delay Time Tpd



## Definition of the Output Signal Interval Tin



A02542

## Function Table

Operating Mode

|  | $\overline{\mathrm{CW}} / \mathrm{CCW}$ | $\overline{\mathrm{START}} / \mathrm{STOP}$ |
| :--- | :---: | :---: |
| CW | L | L |
| CCW | H | L |
| STOP | X | H |

## Excitation Mode

|  | M1 | M2 |
| :--- | :---: | :---: |
| 4-phase 1 excitation | L | L |
| 4-phase 2 excitation | H | L |
| 4-phase 1-2 excitation | L | H |
| 4-phase W1-2 excitation | H | H |

## Equivalent Circuit



Sample Application Circuit (W1-2 phase excitation, motor current: four stage switching)


Note: 1. See the function tables and the timing chart for details on the I/O port signals.
2. Use the Sanyo LB1212, LB1214, or equivalent for the TR array.
3. The RESET pin should normally be left open.

## STK672-010 Operation

<Separate Excitation Chopper Driver Block Operation>


Fig. 1 STK672-010 Driver Block Basic Circuit
Figures 1 and 2 show the driver block basic circuit and the waveforms in the various blocks.
Unlike the earlier STK6710 Series, which adopted MOSFET transistors, the STK672-010 implements a fixed current drive scheme with separate excitation.


Fig. 2 Waveform Timing Chart

When the FET is turned on by a high level input on the $\varnothing \mathrm{A}$ signal in the driver block basic circuit, the comparator + pin goes low and the comparator output goes low. The L1 current $\mathrm{I}_{\mathrm{ON}}$ that flows in the FET at this time is given by the following formula.
$\mathrm{I}_{\mathrm{ON}}=\frac{\mathrm{V}_{\mathrm{CC}} 1-\mathrm{Vsat}}{\mathrm{R}}\left(1-\mathrm{e}^{-\frac{\mathrm{R}}{\mathrm{L}} \mathrm{t}}\right)$.
L: Coil inductance
R: The sum of the coil resistance and Rs
Then, when the Rs voltage becomes equal to Vref, the FET turns off. At this point the energy stored in the inductor L1 induces a current in L2 and the current $\mathrm{I}_{\mathrm{OFF}}$ flows. The time that the current $\mathrm{I}_{\mathrm{OFF}}$ flows is proportional to the off time set at the oscillator.
<4-Phase Distribution Control Logic Block Operation>


Fig. 3 Control Logic Circuit
The control logic IC built into the STK672-010 is a special-purpose IC developed to allow stepping motors to be operated more simply than was possible previously.

## Features

- One of four excitation types can be selected with the excitation mode setting (M1 and M2).

1. 4-phase 1 excitation
2. 4-phase 1-2 excitation
3. 4-phase 2 excitation
4. 4-phase W1-2 excitation

- Schmitt circuits are provided on all input pins (for a high noise margin).
- Inputs have $10 \mathrm{k} \Omega$ pull-up resistors built in so that they are CMOS and TTL input compatible. Thus the inputs can be driven directly from I/O ports or special-purpose LSIs.
- The $A \bar{A}$ and $B \bar{B}$ phases of 4-phase control output at the 2-phase excitation set up the interval times.
- The minimum pulse width for the control logic is $25 \mu \mathrm{~s}$. The logic operates on pulse falling edges.

The following timing charts show the logic in each excitation mode.


Fig. 4 4-Phase 1 Excitation Timing Chart


Fig. 5 4-Phase W1-2 Excitation Timing Chart


Fig. 6 4-Phase 2 Excitation Timing Chart


Fig. 7 4-Phase 1-2 Excitation Timing Chart

## <Output Current Setting>

Figure 8 shows the motor output current waveform.
The output current $\mathrm{I}_{\mathrm{OH}}$ is set by the STK672-010 pin 4 (5) voltage. The formulas for these calculations are as follows.

$$
\begin{align*}
& \text { Vref }=\frac{\mathrm{R}_{\mathrm{O}} 2}{\mathrm{R}_{\mathrm{O}} 1+\mathrm{R}_{\mathrm{O}}{ }^{2}} \times \mathrm{V}_{\mathrm{CC}} 2  \tag{2}\\
& \mathrm{I}_{\mathrm{OH}}=\mathrm{K} \times \frac{\mathrm{Vref}}{\mathrm{R}_{\mathrm{S}}}  \tag{3}\\
& \mathrm{R}_{\mathrm{S}} \text { : The hybrid IC internal current detection resistor } \\
& \text { ( } 0.33 \pm 3 \% \text { ) } \\
& \text { K: } \quad 1.1 \text { to } 1.2 \text { (correction coefficient for differences } \\
& \text { between settings and measurements) }
\end{align*}
$$

K is a proportionality constant that corrects for discrepancies between measurements and settings. Since the value of K is the set value in one condition, the value must be reset for each condition examined.
Sources of error include motor supply voltage and the motor electrical characteristics.


A02552
Fig. 8 Motor Output Current Waveform


A02553
Fig. 9: Vref Peripheral Circuit

The output current range is from 0.1 A of the current caused by the $\mathrm{t}_{\mathrm{OFF}}$ time in oscillator to 1.7 A of the allowable maximum current.

## <Notes on W1-2 Phase Excitation Current Switching>

The STK672-010 provides the control logic circuit to allow the current to be switched over up to four levels by the C1, C 2 , and C3. A low saturation transistor must be used on the Vref voltage switching device in the W1-2 phase excitation circuit.
The reason for this is that when the W1-2 phase excitation current is switched over up to four levels, for switching $\mathrm{I}_{\mathrm{O}}$ at small settings the $\mathrm{I}_{\mathrm{O}}$ waveform will be displaced from the desired value due to variations in the $\mathrm{V}_{\mathrm{CE}}$ (sat) voltage drop of the external Vref switching device. This can result in increased motor vibrations. Therefore we recommend selecting a device with a $\mathrm{V}_{\mathrm{CE}}$ (sat) of about 10 mV at $\mathrm{I}_{\mathrm{C}}=100 \mu \mathrm{~A}$ for this transistor at the operating conditions used for this circuit. Note that although we proposed using the LB1212 or LB1214, this does not necessarily apply to designs that take mass production into consideration.
The output current setting ratios for W1-2 phase excitation are $100 \%, 92 \%, 70 \%$, and $38 \%$ for four-level switching and $100 \%$ and $70 \%$ for two-level switching. These are target values and precise adjustment should be made in the actual circuit.
A description of the W1-2 phase excitation follows.
<W1-2 Phase Excitation>

1. Overview

W1-2 phase excitation is a technique for acquiring $1 / 2$ the step angle of the $1-2$ phase excitation by controlling the stepping motor winding currents for each phase.
2. Basic Concepts

There are three types of W1-2 phase excitation.
A: Fixed common current form
B: Square form
C: Circle form
Figure 10 shows the concepts behind these forms.
The relation between the basic step angle $\theta_{\mathrm{O}}$ of a two (or four) phase stepping motor and W1-2 phase excitation is given by the following formula.

$$
\theta=\theta_{\mathrm{O}} / 4
$$

In A, the common current is always a fixed value, and the motor vibration is even lower than for 1-2 phase excitation since the motor current in each phase increases in a stepwise manner.
In B , the common currents is 2 -times or 1.41 -times, and although the motor current in each phase increases in a stepwise manner, operation is rougher than type A.
In C, although the common current still increases, since the motor current in each phase increases in a stepwise manner and the form is circular, this type is effective at reducing vibration.
3. Application

Figure 11 shows the timing chart for each block, i.e., the input clock, the each phase driver input, current control, and the phase currents. Based on the clock, which is the rotate command for the distributor first stage, this circuit controls the fixed current drive currents by forming each phase input as a 1-2 phase excitation sequence and forming the current control sequence as $\mathrm{C} 1, \mathrm{C} 2$, and C 3 in the distributor.

A: Fixed Common Current Form


B: Square Form


C: Circle Form


Fig. 10 W1-2 Phase Excitation Control Angle Concepts


Note: Vref1 is the $A$ and $\bar{A}$ phase reference voltage. Vref2 is the $B$ and $\bar{B}$ phase reference voltage.

Fig. 11 W1-2 Phase Excitation Timing Chart
<Oscillator Frequency Setting>
The separate excitation chopping frequency $f$ can be derived from $t_{\mathrm{ON}}$ and $\mathrm{t}_{\mathrm{OFF}}$ as follows.

$$
\begin{align*}
& \mathrm{t}_{\mathrm{ON}}=-\mathrm{CR}_{1} \times \operatorname{In} \frac{\mathrm{V}_{\mathrm{L}}}{\mathrm{~V}_{\mathrm{H}}} \ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ \tag{4}
\end{align*}
$$



A02558
Fig. 12 R/C Waveform


Fig. 13 R/C Pin Peripheral Circuit

Therefore, the separate excitation chopping frequency $f$ is given by the following formula.

$$
\begin{equation*}
\mathrm{f}=\frac{1}{\mathrm{t}_{\mathrm{ON}}+\mathrm{t}_{\mathrm{OFF}}}[\mathrm{~Hz}] \tag{6}
\end{equation*}
$$

Values of $\mathrm{R} 1=2.4 \mathrm{k} \Omega$ and $\mathrm{C}=7500 \mathrm{pF}$ are appropriate to achieve the recommended time constant.

## Thermal Design

The size of the heat sink required for this hybrid IC is determined by the motor output current $\mathrm{I}_{\mathrm{OH}}(\mathrm{A})$, the motor's electrical characteristics, the excitation mode, and the clock frequency fclock $(\mathrm{Hz})$ of the excitation input signal. The thermal resistance of the required heat sink can be derived from the following formula.

$$
\begin{equation*}
\theta \mathrm{c}-\mathrm{a}=\frac{\mathrm{Tc} \max -\mathrm{Ta}}{\mathrm{Pd}}\left[{ }^{\circ} \mathrm{C} / \mathrm{W}\right] \tag{7}
\end{equation*}
$$

Tc max $=$ The hybrid IC case temperature $\left({ }^{\circ} \mathrm{C}\right)$
$\mathrm{Ta} \quad=$ Set internal temperature $\left({ }^{\circ} \mathrm{C}\right)$
Pd $\quad=$ The hybrid IC average internal power dissipation (W)
The heat sink thermal resistance $\theta \mathrm{c}$-a can be derived from the average power dissipation shown in Figure 14. Then the heat sink area can be derived from Figure 15. Note that the ambient temperature is influenced significantly by the air circulation conditions within the set. Therefore, the heat sink size must be determined so that back surface (the aluminum plate side) of the hybrid IC never exceeds $\mathrm{Tc} \max \left(105^{\circ} \mathrm{C}\right)$ under any condition in the mounted state within the end product.


## <Hybrid IC Internal Average Power Dissipation>

The devices with the largest power dissipations within the STK672-010 are the current control devices, the regenerated current diodes, the current detection resistors, and the pre-drive circuits.
The power dissipations for each of the excitation modes are given by the following formulas.
1 phase excitation: $\quad \operatorname{Pd}_{1 \mathrm{EX}}=(\mathrm{Vst}+\mathrm{Vdf}) \frac{\mathrm{f} \text { clock }}{2} \mathrm{I}_{\mathrm{OH}} \cdot \mathrm{t} 2+\frac{\mathrm{I}_{\mathrm{OH}} \cdot \mathrm{f} \text { clock }}{2}(\mathrm{Vst} \cdot \mathrm{t} 1+\mathrm{Vdf} \cdot \mathrm{t} 3)$
2 phase excitation: $\quad \operatorname{Pd}_{2 \mathrm{EX}}=(\mathrm{Vst}+\mathrm{Vdf}) \frac{\mathrm{f} \text { clock }}{2} \mathrm{I}_{\mathrm{OH}} \cdot \mathrm{t} 2+\frac{\mathrm{I}_{\mathrm{OH}} \cdot \mathrm{f} \text { clock }}{2}(\mathrm{Vst} \cdot \mathrm{t} 1+\mathrm{Vdf} \cdot \mathrm{t} 3)$ $\qquad$
1-2 phase excitation: $\quad \operatorname{Pd}_{1-2 E X}=(V s t+V d f) \frac{f \text { clock }}{4} I_{O H} \cdot t 2+\frac{I_{O H} \cdot f \text { clock }}{4}(V s t \cdot t 1+V d f \cdot t 3)$
W1-2 phase excitation: $\mathrm{Pd}_{\mathrm{W} 1-2 \mathrm{EX}}=(\mathrm{Vst}+\mathrm{Vdf}) \frac{0.64 \cdot \mathrm{f} \text { clock }}{8} \mathrm{I}_{\mathrm{OH}} \cdot \mathrm{t} 2+\frac{\mathrm{I}_{\mathrm{OH}} \cdot \mathrm{f} \text { clock }}{8}(\mathrm{Vst} \cdot \mathrm{t} 1+\mathrm{Vdf} \cdot \mathrm{t} 3)$
Vst: $\quad$ The sum of the $\mathrm{R}_{\mathrm{ON}}$ and $\mathrm{R}_{\mathrm{S}}$ voltage drops
Vdf: The sum of the FET internal diode and the $R_{S}$ voltage drops
f clock: Input clock
The times t 1 , t 2 , and t 3 are shown in the figure below.
t 1 : The time for the winding current to reach the set value
t2: The time in the fixed current chopping region
t3: The time from the point where the phase input signal is cut to the point where the regenerated reverse power is dissipated.


A02560
Fig. 16 Motor Output Current Waveform (idealized model)

$$
\begin{align*}
& \mathrm{t} 1 \approx \frac{-\mathrm{L}}{\mathrm{R}+0.88} \times \operatorname{In}\left(1-\frac{\mathrm{R}+0.88}{\mathrm{~V}_{\mathrm{CC}}} \times \mathrm{I}_{\mathrm{OH}}\right)  \tag{12}\\
& \mathrm{t} 1 \approx \frac{-\mathrm{L}}{\mathrm{R}} \times \operatorname{In}\left(\frac{\mathrm{V}_{\mathrm{CC}}+0.88}{\mathrm{I}_{\mathrm{OH}} \times \mathrm{R}+\mathrm{V}_{\mathrm{CC}}+0.88}\right) \ldots
\end{align*}
$$

$\mathrm{V}_{\mathrm{CC}}$ : Motor power supply voltage (V)
L: Motor inductance (H)
R: $\quad$ Motor internal resistance ( $\Omega$ )
$\mathrm{I}_{\mathrm{OH}}$ : Motor output current peak value (A)
The $t 2$ and excitation frequency $F$ values for each excitation mode are given by the following formulas.
1 phase excitation: $\quad F=f$ clock, $\quad t 2=\frac{1}{F}-(t 1+t 3)$
2 phase excitation: $\quad \mathrm{F}=\mathrm{f}$ clock $/ 2, \mathrm{t} 2=\frac{1}{\mathrm{~F}}-(\mathrm{t} 1+\mathrm{t} 3)$
1-2 phase excitation: $\quad \mathrm{F}=\mathrm{f}$ clock $/ 3, \mathrm{t} 2=\frac{1}{\mathrm{~F}}-\mathrm{t} 1$.
W1-2 phase excitation: $\mathrm{F}=\mathrm{f}$ clock $/ 7, \mathrm{t} 2=\frac{1}{\mathrm{~F}}-\mathrm{t} 1$
<Junction Temperature>
The junction temperature Tj for each device can be derived from the power dissipation Pds for each transistor and $\theta \mathrm{j}-\mathrm{c}$.

$$
\begin{equation*}
\mathrm{Tj}=\mathrm{Tc}+\theta \mathrm{j}-\mathrm{c} \times \operatorname{Pds}\left[{ }^{\circ} \mathrm{C}\right] \tag{18}
\end{equation*}
$$

The average power dissipation per transistor Pds can be derived by referring to the Pd calculation formula (average power dissipation: the total for four transistors) for each excitation mode.

Example: The power dissipation per transistor can be calculated as $\mathrm{Pds}=\mathrm{Pd} / 4$.
Note that the thermal resistance of the power transistors has the following value.

$$
\theta \mathrm{j} \text {-c for } \mathrm{F} 1 \text { to } \mathrm{F} 4=13.5^{\circ} \mathrm{C} / \mathrm{W}
$$

Note: When calculating the Tj for the power transistors, the power dissipation in the detection resistor is included in the Pds value. Therefore the voltage drop for the Rs must be taken into account in the calculation.

Fig. 17 IO -Vst characteristics


Fig. 18 IO - Vdf characteristics


## <STK672-010 No Heat Sink Region Example>

This section presents a case where the STK672-010 can be used without a heat sink.
Conditions:

- Motor power supply voltage $\mathrm{V}_{\mathrm{CC}}=42 \mathrm{~V}$, stepping motor electrical characteristics: $3.5 \mathrm{mH} / \varnothing, 3.5 \Omega / \varnothing$
- Excitation: 2 phase excitation
- Input clock: 500 Hz (fixed)
- Hybrid IC ambient temperature $\mathrm{Ta}=25^{\circ} \mathrm{C}$, natural convection
- Motor output current: 1.7 A

From these conditions and formulas (12), (13), and (15):

$$
\begin{aligned}
& \mathrm{t} 1 \approx 0.15 \mathrm{~ms} \\
& \mathrm{t} 2 \approx 3.72 \mathrm{~ms} \\
& \mathrm{t} 3 \approx 0.13 \mathrm{~ms}
\end{aligned}
$$

The average power dissipation is calculated from formula (9) referencing Figure 17 and Figure 18.

$$
\begin{aligned}
\mathrm{Pd}_{2 \mathrm{EX}} & =(\mathrm{Vst}+\mathrm{Vdf}) \frac{\mathrm{f} \text { clock }}{2} \mathrm{I}_{\mathrm{OH}} \cdot \mathrm{t} 2+\frac{\mathrm{I}_{\mathrm{OH}} \cdot \mathrm{f} \text { clock }}{2}(\mathrm{Vst} \cdot \mathrm{t} 1+\mathrm{Vdf} \cdot \mathrm{t} 3) \\
& \approx 4.43+0.16 \approx 4.6[\mathrm{~W}]
\end{aligned}
$$

Tc is derived from formula (7) as follows:

$$
\begin{aligned}
& \mathrm{Tc}=\mathrm{Pd}_{2 \mathrm{EX}} \times \theta \mathrm{c}-\mathrm{a}+\mathrm{Ta}=4.6 \times 16.5+25 \approx 101\left[{ }^{\circ} \mathrm{C}\right]<\mathrm{Tc} \max =105\left[{ }^{\circ} \mathrm{C}\right] \\
&(\theta \mathrm{c}-\mathrm{a}\left.=16.5^{\circ} \mathrm{C} / \mathrm{W}: \text { the thermal resistance of the hybrid IC itself with no heat sink }\right)
\end{aligned}
$$

Note that the typical values of the device characteristics have been used in this example. Therefore, due also to the details of the air flow around the hybrid IC, the actual values will not necessarily agree with this calculation, and must be confirmed in an actual operating circuit.

Fig. $19 \mathrm{I}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{CC}} 1$ characteristics


Fig. $21 \mathrm{I}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{CC}} 1$ characteristics


Fig. $23 \mathrm{fc}-\mathrm{V}_{\mathrm{Cc}} 2$ characteristics


Fig. $25 \Delta \mathrm{Tc}$ - Input pulse characteristics

Fig. $20 \mathrm{I}_{\mathrm{OH}}$ - Tc characteristics


Fig. 22 fc - Tc characteristics


Fig. 24 fc - C1 characteristics


Fig. $26 \tau$ - Input pulse characteristics


Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
■ In the event that any and all SANYO products described or contained herein fall under strategic products (including services) controlled under the Foreign Exchange and Foreign Trade Control Law of Japan, such products must not be exported without obtaining export license from the Ministry of International Trade and Industry in accordance with the above law.

- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.

■ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.

■ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of August, 1998. Specifications and information herein are subject to change without notice.

