Advanced Power MOSFET

SSH10N80A

FEATURES

- Avalanche Rugged Technology
- Rugged Gate Oxide Technology
- Lower Input Capacitance
- Improved Gate Charge
- Extended Safe Operating Area
- Lower Leakage Current : 25 μA (Max.) @ V_{DS} = 700V
- Low $R_{DS(ON)}$: 1.552 Ω (Typ.)

BV_{DSS} = 800 V

$R_{DS(on)}$ = 0.95 Ω

I_D = 10 A

TO-3P



1.Gate 2. Drain 3. Source

Absolute Maximum Ratings

Symbol	Characteristic	Value	Units
V_{DSS}	Drain-to-Source Voltage	800	V
I_D	Continuous Drain Current (T_C=25 ℃)	10	A
	Continuous Drain Current (T_C=100 ℃)	6.3	
I_{DM}	Drain Current-Pulsed	40	A
V_{GS}	Gate-to-Source Voltage	± 30	V
E_{AS}	Single Pulsed Avalanche Energy		mJ
I_{AR}	Avalanche Current	533	A
E_{AR}	Repetitive Avalanche Energy	10	mJ
dv/dt	Peak Diode Recovery dv/dt	28	V/ns
P_D	Total Power Dissipation (T_C=25 ℃)	2.0	W
	Linear Derating Factor	280	W/℃
T_J , T_{STG}	Operating Junction and Storage Temperature Range	2.22 - 55 to +150	℃
T_L	Maximum Lead Temp. for Soldering Purposes, 1/8“ from case for 5-seconds	300	

Thermal Resistance

Symbol	Characteristic	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	--	0.45	℃/W
$R_{\theta CS}$	Case-to-Sink	0.24	--	
$R_{\theta JA}$	Junction-to-Ambient	--	40	

SSF10N80A

N-CHANNEL POWER MOSFET

Electrical Characteristics (T_C=25℃ unless otherwise specified)

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
BV_{DSS}	Drain-Source Breakdown Voltage	800	--	--	V	V_{GS}=0V,I_D=250 μA
$\Delta BV/\Delta T_J$	Breakdown Voltage Temp. Coeff.	--	1.02	--	V/ ℃	I_D=250 μA ***See Fig 7***
$V_{GS(th)}$	Gate Threshold Voltage	2.0	--	3.5	V	V_{DS}=5V,I_D=250 μA
I_{GSS}	Gate-Source Leakage , Forward	--	--	100	nA	V_{GS}=30V
	Gate-Source Leakage , Reverse	--	--	-100		V_{GS}=-30V
I_{DSS}	Drain-to-Source Leakage Current	--	--	25	μA	V_{DS}=700V
		--	--	250		V_{DS}=560V,T_C=125 ℃
$R_{DS(on)}$	Static Drain-Source On-State Resistance	--	--	0.95	Ω	V_{GS}=10V,I_D=3A *
g_{fs}	Forward Transconductance	--	6.6	--		V_{DS}=50V,I_D=3A
C_{iss}	Input Capacitance	--	2700	3500	pF	V_{GS}=0V,V_{DS}=25V,f =1MHz ***See Fig 5***
C_{oss}	Output Capacitance	--	260	300		
C_{rss}	Reverse Transfer Capacitance	--	110	130		
$t_{d(on)}$	Turn-On Delay Time	--	29	70	ns	V_{DD}=350V,I_D=6A, R_G=11.5Ω ***See Fig 13***
t_r	Rise Time	--	58	125		
$t_{d(off)}$	Turn-Off Delay Time	--	152	315		
t_f	Fall Time	--	48	105		
Q_g	Total Gate Charge	--	125	165	nC	V_{DS}=560V,V_{GS}=10V, I_D=6A ***See Fig 6 & Fig 12***
Q_{gs}	Gate-Source Charge	--	19.2	--		
Q_{gd}	Gate-Drain("Miller") Charge	--	55.4	--		

Source-Drain Diode Ratings and Characteristics

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
I_S	Continuous Source Current	--	--	6.5	A	Integral reverse pn-diode in the MOSFET
I_{SM}	Pulsed-Source Current	--	--	40		
V_{SD}	Diode Forward Voltage	--	--	1.4	V	T_J=25 ℃,I_S=6A,V_{GS}=0V
t_{rr}	Reverse Recovery Time	--	620	--	ns	T_J=25 ℃,I_F=6A
Q_{rr}	Reverse Recovery Charge	--	10.17	--	μC	di_F/dt=100A/μs

Notes ;

¨ çRepetitive Rating : Pulse Width Limited by Maximum Junction Temperature

¨ èL=23mH, I_{AS}=6.5A, V_{DD}=50V, R_G=27Ω, Starting T_J=25 ℃

¨ éI_{SD}≤ 6A, di/dt ≤200A/μs, V_{DD} ≤BV_{DSS} , Starting T_J=25 ℃

¨ êPulse Test : Pulse Width = 250 μs, Duty Cycle ≤2%

¨ ëEssentially Independent of Operating Temperature

Fig 1. Output Characteristics



Fig 2. Transfer Characteristics



Fig 3. On-Resistance vs. Drain Current



Fig 4. Source-Drain Diode Forward Voltage



Fig 5. Capacitance vs. Drain-Source Voltage



Fig 6. Gate Charge vs. Gate-Source Voltage



Fig 7. Breakdown Voltage vs. Temperature



Fig 8. On-Resistance vs. Temperature



Fig 9. Max. Safe Operating Area



Fig 10. Max. Drain Current vs. Case Temperature



Fig 11. Thermal Response



Fig 12. Gate Charge Test Circuit & Waveform



Fig 13. Resistive Switching Test Circuit & Waveforms



Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms



Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms