

SP8000 SERIES

HIGH-SPEED DIVIDERS

SP 8725 A, B & M

UHF PROGRAMMABLE DIVIDER 300MHz ÷ 3/4

In frequency synthesis it is desirable to start programmable division at as high a frequency as possible, because this raises the comparison frequency and so improves the overall synthesiser performance.

The SP8725 series are UHF integrated circuits that can be logically programmed to divide by either 3 or 4 with input frequencies up to 300MHz. The design of very fast fully programmable dividers is therefore greatly simplified by the use of these devices and makes them particularly useful in frequency synthesisers operating in the UHF band.

All inputs and outputs are ECL-compatible throughout the temperature range: the clock inputs and programming inputs are ECL10K-compatible while the two complementary outputs are ECL11-compatible to reduce power consumption in the output stage. ECL 10K output compatibility can be achieved very simply, however (see Operating Notes).

The division ratio is controlled by two PE inputs. The counter will divide by 3 when either PE input is in the high state and by 4 when both inputs are in the low state. Both the PE inputs and the clock inputs have nominal 4.3k Ω pulldown resistors to VEE (negative rail).

FEATURES

- Military and Industrial Variants
- 300 MHz Toggle Frequency
- Low Power Consumption
- ECL Compatibility on All I/Ps and O/Ps
- Low Propagation Delay
- True and Inverse Outputs

QUICK REFERENCE DATA

- Temperature Ranges: 'A' Grade ~ 55°C to + 125°C 'B' Grade 0°C to + 70°C 'M' Grade - 40°C to +85°C
- Supply Voltage | Vcc VEE | 5.2V
- Power Consumption 250mW Typ.
- Propagation Delay 3ns Typ.




Fig. 1 Pin connections (top)




Fig. 2 Logic diagram (positive logic)

ABSOLUTE MAXIMUM RATINGS

Supply voltage [Vcc - VEE] Input voltage Vin (d.c.)

Output current |out Max. junction temperature Storage temperature range 8V Not greater than the supply voltage in use. 20mA +150°C -55°C to +175°C

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated): Tamb: 'A' Grade -55°C to +125°C 'B' Grade 0°C to +70°C 'M' Grade -40°C to 85°C Supply coltage (see note 1): Vcc = 0VVEE = -5.2V

Static Characteristics

	Value				
Charactistic	Min	Тур.	Max.	Units	Conditions
Clock and PE input voltage levels VINH VINL Input pulldown resistance, between pins 1, 2, 3 and 16 and VEE (pin 12)	1.10 1.85	4.3	0.81 1.50	ν V kΩ	Tamb = +25°C, see note
Output voltage levels Vон VoL Power supply drain current	0.85	45	—1.50 60	> > m4	$T_{amb} = +25$ °C, see note 3. lout (external) = OmA (There is an internal circuit equivalent to a 2k Ω pulldown resistor on each output)

NOTES

1. The devices are specified for operation with the power supplies of Vcc = 0V and VEE = $-5.2V \pm 0.25V$, which are the normal ECL supply rails. They will also operate satisfactorily with TTL rails of Vcc = $+5V \pm 0.25V$ and V_{EE} = 0V. The input reference voltage has the same temperature coefficient as ECL III and ECL 10K.

2. 3. The output voltage levels have the same temperature coefficients as ECL II output levels.

Dynamic Characteristics

Characteristic		Value			
	Min.	Тур.	Max.	Units	Conditions
Clock input voltage levels					
VINH	-1.10		0.90	v	$T_{amb} = +25^{\circ}C,$
VINL			-1.50	V	see note 4
Max. toggle frequency	300			MHz	
Min. frequency with					
sinewave clock input			10	MHz	
Min. slew rate of square wave					
input for correct operation					
down to 0MHz			20	V/µs	
Propagation delay					
(clock input to device output)		3		ns	
Set-up time		1.5		ns	See note 5
Release time		1.5		ns	See note 6

NOTES

The devices are dynamically tested using the circuit shown in Fig. 5. The bias chain has the same temperature coefficient as ECL III 4. and ECL 10K, and therefore tracks the input reference throughout the temperature range. The devices are tested with input amplitudes of 400 and 800 mV p-p about that reference, over the full temperature range.

Set-up time is defined as the minimum time that can elapse between a L-H transition of a control input and the next L-H clock 5. pulse transition to ensure that the ± 3 mode is forced by that clock pulse (see Fig.3). Release time is defined as the minimum time that can elapse between a H \rightarrow L transition of a control input and the next L \rightarrow H clock

6 pulse transition to ensure that the +4 mode is forced by that clock pulse (see Fig. 4.)


OPERATING NOTES

The SP8725 range of devices are designed to operate in the UHF band and therefore PCB layouts should comply with normal UHF rules, e.g. non-inductive resistors and capacitors should be used, power supply rails decoupled, etc.

All clock and control inputs are compatible with ECL III and ECL 10K throughout the temperature range. However, it is often desirable to capacitivelycouple the signal source to the clock, in which case an external bias network is required as shown in Fig. 6.

The \div 3/4 requires ECL control logic at the maximum input frequency, but can be controlled by a TTL fully programmable counter at a reduced input clock frequency. When used the outputs and inputs must be interfaced to TTL. The input TTL to ECL interface is

accomplished with two resistors as shown in Fig. 7. The output ECL to TTL interface requires some gain and therefore uses a transistor. This interface as shown on Fig. 7, gives the true output; the inverse can be obtained by interchanging the Q₂ and Q₂ outputs. The output interface will operate satisfactorily over the full military temperature range (-55° C to $+125^{\circ}$ C) at frequencies in excess of 35MHz. It has a fan out of one and the propagation delay through the divider plus the interface and one Schottky TTL gate is approximately 10ns. At an input frequency of 200MHz this would only leave about 5ns for the fully programmable counter to control the $\div 3/4$. The loop delay can be $\div 12/13$ or $\div 24/25$.







Fig. 5 Test circuit for dynamic measurements

Fig. 4 Release timing diagram

CLOCK TOOUTPUT



 PE1
 PE2
 Div Ratio.

 L
 L
 4

 H
 L
 3

 L
 H
 3

 H
 H
 3

Table 2 Truth table for control inputs

The maximum possible loop delay for control is obtained if the L – H transition from Q₂ or the H – L transition from Q₂ is used to clock the stage controlling the \div 3/4 circuit. The loop delay is 3 clock periods minus the internal delays of the \div 3/4 circuit.

The SP8725 device O/Ps are compatible with ECL II levels when there is no external load. They can be made compatible with ECL III and ECL 10K with a simple potential dividing network as shown in Fig. 8.

The control and clock inputs are already compatible with ECL III and ECL 10K. The interface circuit of Fig. 8 can also be used to increase noise immunity when interfacing from ECL III and ECL 10K outputs at low current levels to ECL III and ECL 10K inputs.




Fig 6. Recommended input bias configuration for capacitive coupling to a continuous 50 Ω signal source




Fig. 7 TTL to ECL and ECL/TTL interfaces (for SP8725 device and TTL operating from the same supply rails)




Fig. 8 ECL II to ECL III interface.

PACKAGE DETAILS

Dimensions are shown thus: mm(in)

