

SP8695 A B & M 200 MHz ÷ 10/11

DC COUPLED VHF, LOW POWER, PROGRAMMABLE DIVIDERS

The SP8695 A, B & M are divider circuits that can be logically programmed to divide by either 10 or 11.

The device is available over two temperature ranges, 'A' grade is -55°C to +125°C, the 'B' grade is 0°C to +70°C and 'M' grade is -40°C to +85°C.

The clock inputs are ECL II, III & 10K compatible throughout the temperature range (see note 1).

The division ratio is controlled by two PE inputs which are ECL III and ECL 10K compatible throughout the temperature range. The device will divide by ten when either input is high and by eleven when both inputs are low. These inputs may be interfaced to TTL and CMOS with the inclusion of 2 resistors, as shown in Fig. 3. There is a free collector, saturating output stage for interfacing with either TTL or CMOS, together with true and inverse outputs with ECL II compatible levels. These may be interfaced to ECL 10K as shown in Fig. 4.

The device may be used as a fixed ÷ 10 by connecting Q4 to one PE input.

If the 0 - 1 transition of Q4 (or the 1 - 0 transition of Q4) is used to clock the next stage then this will give the maximum loop delay for control, i.e. 10 clock periods minus the internal delays.




Fig.1 Pin connections

FEATURES

- Full Temperature Range Operation
 - 'A' Grade -55°C to +125°C
 - 'B' Grade 0°C to +70°C
 - 'M' Grade -40°C to +85°C
- Toggle Frequency in Excess of 200MHz
- Power Dissipation 80mW Typ.
- ECL Compatibility on All Inputs
- Excellent Low Frequency Operation
- True and Inverse Outputs Available with ECL Compatibility.
- Output Available for Driving TTL or CMOS




Fig.2 Logic diagram

ELECTRICAL CHARACTERISTICS

Test Conditions (unless otherwise stated):

T_{amb} 'A' grade -55°C to +125°C
 'B' grade 0°C to +70°C
 'M' grade -40°C to +85°C
 Supply voltage V_{CC} = +5V ±0.25V
 V_{EE} = 0V

Characteristics	Value			Units	Conditions
	Min.	Typ.	Max.		
Max. toggle frequency	200			MHz	
Min. freq. with sine wave clock input		1		MHz	
Min. slew rate of square wave I/P for correct operation		3		V/μs	
Clock I/P voltage levels					
V _{INH}	+4.0		4.2*	V	V _{ref} = +3.8V
V _{INL}	-3.4*		+3.6	V	at T _{amb} = 25°C (note 1)
PE input levels					
V _{INH}	+4.1		+4.5	V	T _{amb} = +25°C (note 2)
V _{INL}	0.0		+3.5	V	
Q4 & Q4̄ output voltage levels					T _{amb} = +25°C (note 3)
V _{OH}	+4.15			V	I _{out (external)} = 0mA
V _{OL}			+3.5	V	(There is internal circuitry equivalent to 13.8kΩ pull-down resistor on each output)
TTL/CMOS output voltage levels					
V _{OL}			+0.4	V	Sink current 3.2mA on TTL output
V _{OH}	see note 4				
Input pull-down resistors between input pins 1, 2, 3 & 16 and -ve rail		10		kΩ	
Powers supply drain current		16		mA	V _{CC} = +5V; T _{amb} = +25°C.
Clock to TTL output delay (O/P -ve going)		22		ns	8mA sink current
Clock to TTL output delay (O/P +ve going)		8		ns	TTL output
Clock to ECL output delay		6		ns	
Set up time		2		ns	See note 4
Release time		4		ns	See note 5

NOTES

- This reference level of 3.8V will enable the clock inputs to be driven from ECL II, III & 10K when their outputs are sinking 3mA. The input reference voltage is compatible with ECL II, III and 10k over the specified temperature range.
- The PE reference voltage level is compatible with ECL II and 10k over the specified temperature range.
- The Q₂ and Q₄ output levels are compatible with ECL II and ECL 10k over the specified temperature range.
- The TTL/CMOS output has a free collector, and the high state output voltage will depend on the supply that the collector load is taken to. This should not exceed 12V.
- Set up time is defined as the minimum time that can elapse between a L-H transition of a control input and the next L-H clock pulse transition to ensure that the ÷10 mode is forced by that clock pulse.
- Release time is defined as the minimum time that can elapse between a L-H transition of a control input and the next L-H clock pulse transition to ensure that the ÷11 mode is forced by that clock pulse.

*High frequency limits only.




Fig.3 TTL/CMOS interface




Fig.4 ECL 10K output interface

