

SP1664B (HIGH Z)
SP1665B (LOW Z)
QUAD 2-INPUT OR GATE

The SP1664B comprises four 2-input OR gating functions in a single package. An internal bias reference voltage ensures that the threshold point remains in the centre of the transition region over the temperature range (0°C to +75°C).

Input pulldown resistors eliminate the need to tie unused inputs to V_{EE} .

FEATURES

- Gate Switching Speed 1ns Typ.
- MECL/PECL II and MECL 10000-Compatible
- 50Ω Line Driving Capability
- Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation

APPLICATIONS

- Data Communications
- Instrumentation
- PCM Transmission Systems




Fig. 1 Logic diagram

ABSOLUTE MAXIMUM RATINGS

Power supply voltage $ V_{CC} - V_{EE} $	8V
Base input voltage	0V to V_{EE}
O/P source current	< 40mA
Storage temperature	-55°C to +150°C
Junction operating temp.	< +125°C




Fig. 2 Circuit diagram

SP1664/5

ELECTRICAL CHARACTERISTICS

This PECL III circuit has been designed to meet the d.c. specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC 14A2CB or equivalent) or a transverse air flow greater than 500 linear ft/min should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board. Test procedures are shown for only one gate. The other gates are tested in the same manner. Outputs are tested with a 50Ω resistor to -2.0 Vd.c.

Characteristic	Symbol	Pin Under Test	SP1664B Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					OV	
			0°C		+25°C		+75°C		Units	V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max		V _{EE}
			Min	Max	Min	Max	Min	Max							
			TEST VOLTAGE VALUES (V)												
Power Supply Drain Current	I _E	8	-	-	-	56	-	-	mA	-	-	-	-	8	1.16
Input Current	I _{in H}	8	-	-	-	350	-	-	μA	-	-	-	-	8	1.16
	I _{in L}	8	-	-	0.5	-	-	-	-	-	-	-	-	8	1.16
Logic '1' Output Voltage	V _{OH}	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	V	4	-	-	-	8	1.16
Logic '0' Output Voltage	V _{OL}	2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	V	-	4	-	-	8	1.16
Logic '1' Threshold Voltage	V _{OHA}	2	-1.020	-	-0.980	-	-0.920	-	V	-	-	4	-	8	1.16
Logic '0' Threshold Voltage	V _{OLA}	2	-	-1.815	-	-1.600	-	-1.575	V	-	-	-	4	8	1.16
Switching Times (50Ω Load)		2													
Propagation Delay	t _{p1-2}	2	Typ	Max	Typ	Max	Typ	Max	ns	Pulse In	Pulse Out	-	-	-3.2V	+2.0V
	t _{p2-1}	2	1.0	1.5	1.0	1.5	1.1	1.7	ns	4	2	-	-	8	1.16
Rise Time	t _r	2	1.1	1.7	1.1	1.7	1.2	1.9	ns	4	2	-	-	8	1.16
	t _f	2	1.5	2.1	1.5	2.1	1.6	2.3	ns	4	2	-	-	8	1.16
Fall Time	t _f	2	1.4	2.1	1.4	2.1	1.5	2.3	ns	4	2	-	-	8	1.16

* Individually test each input applying V_{IH} or V_{IL} to input under test.




Fig. 3 Switching time test circuit and wave forms at +25°C