SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCLS468C - FEBRUARY 2003 - REVISED JANUARY 2008

 Qualified for Automotive Applications Typical V_{OLP} (Output Ground Bounce) 	PW PACKAGE (TOP VIEW)						
<0.8 V at V _{CC} = 3.3 V, T _A = 25°C	OE [1	7 ₂₀ V _{CC}					
 Typical V_{OHV} (Output V_{OH} Undershoot) 	1Q 🛮 2	19 3 8Q					
>2.3 V at V _{CC} = 3.3 V, T _A = 25°C	1D 🛮 3	18 🛮 8D					
 Supports Mixed-Mode Voltage Operation on 	2D 🛮 4	17 🛛 7D					
All Ports	2Q 🛮 5	16 🛭 7Q					
 I_{off} Supports Partial-Power-Down Mode 	3Q [] 6	15 🛛 6Q					
Operation	3D 🛮 7	14 6D					
ESD Protection Exceeds JESD 22	4D ∐ 8	13 5D					
- 2000-V Human-Body Model (A114-A)	4Q ∐ 9	12 <u> </u> 5Q					
- 200-V Machine Model (A115-A)	GND [10	11 J CLK					
- 1000-V Charged-Device Model (C101)							

description/ordering information

The SN74LV374A is an octal edge-triggered D-type flip-flop designed for 2-V to 5.5-V V_{CC} operation.

This device features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION[†]

T _A	PACK	AGE [‡]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 105°C	TSSOP - PW	Tape and reel	SN74LV374ATPWRQ1	LV374ATQ

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




[‡] Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

FUNCTION TABLE (each flip-flop)

	INPUTS		OUTPUT
OE	CLK	D	Q
L	↑	Н	Н
L	\uparrow	L	L
L	L	Χ	Q_0
Н	X	Χ	Z

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance or	
power-off state, V _O (see Note 1)	–0.5 V to 7 V
Output voltage range, V _O (see Notes 1 and 2)	-0.5 V to V_{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–20 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ _{JA} (see Note 3)	83°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 5.5 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
.,	I Bala Laval Constanting	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.7$		v
V_{IH}	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	V _{CC} × 0.7		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$		
		V _{CC} = 2 V		0.5	
.,	Landa de Carata	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	v
V_{IL}	Low-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$	
V_{I}	Input voltage		0	5.5	V
.,	Output valle ne	High or low state	0	V_{CC}	V
V _O	Output voltage	3-state	0	5.5	V
		V _{CC} = 2 V		-50	μΑ
	High lovel output ourgest	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2	
l _{OH}	High-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-8	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-16	
		V _{CC} = 2 V		50	μΑ
	Lauria and and and an organization	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2	
l _{OL}	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		8	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		16	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200	
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20	
T _A	Operating free-air temperature		-40	105	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
	$I_{OH} = -50 \mu\text{A}$	2 V to 5.5 V	V _{CC} -0.1			
.	$I_{OH} = -2 \text{ mA}$	2.3 V	2			
V _{OH}	$I_{OH} = -8 \text{ mA}$	3 V	2.48			V
	$I_{OH} = -16 \text{ mA}$	4.5 V	3.8			
	I _{OL} = 50 μA	2 V to 5.5 V			0.1	
V	I _{OL} = 2 mA	2.3 V			0.4	.,
V _{OL}	I _{OL} = 8 mA	3 V			0.44	V
	I _{OL} = 16 mA	4.5 V			0.55	
I _I	V _I = 5.5 V or GND	0 to 5.5 V			±1	μΑ
l _{OZ}	V _O = V _{CC} or GND	5.5 V			±5	μΑ
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20	μΑ
I _{off}	V_{I} or $V_{O} = 0$ to 5.5 V	0			5	μΑ
C _i	V _I = V _{CC} or GND	3.3 V		2.9		pF



SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCLS468C - FEBRUARY 2003 - REVISED JANUARY 2008

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		= 25°C MIN MAX		LINUT
		MIN	MAX	MIN 5.5	IVIAA	UNIT
t _w	Pulse duration, CLK high or low	5		5.5		ns
t _{su}	Setup time, data before CLK↑	4.5		4.5		ns
t _h	Hold time, data after CLK↑	2		2		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		$T_A = 2$	25°C	MINI	MAY	LINUT
		MIN	MAX	MIN	MAX	UNIT
t _w	Pulse duration, CLK high or low	5		5		ns
t _{su}	Setup time, data before CLK↑	3		3		ns
t _h	Hold time, data after CLK↑	2		2		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	_A = 25°C	;		14 A V	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
f _{max}				55	110		50		MHz
t _{pd}	CLK	Q			8.3	16.2	1	18.5	
t _{en}	ŌĒ	Q	$C_{L} = 50 \text{ pF}$		7.7	14.5	1	17.5	
t _{dis}	ŌĒ	Q			5.9	14	1	16	ns
t _{sk(o)}						1.5			

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	_A = 25°C	÷		144V	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
f _{max}				85	170		75		MHz
t _{pd}	CLK	Q			5.9	10.1	1	13.5	
t _{en}	ŌĒ	Q	C _L = 50 pF		5.5	9.6	1	13	
t _{dis}	ŌĒ	Q			4	8.8	1	10	ns
t _{sk(o)}						1			



SN74LV374A-Q1 **OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUTS SCLS468C - FEBRUARY 2003 - REVISED JANUARY 2008

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 5)


	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.6	8.0	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.5	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		2.9		V
V _{IH(D)}	High-level dynamic input voltage	2.31			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only.

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS		V _{CC}	TYP	UNIT
	Dower discination conscitance	Outpute enabled	C	f = 10 MHz	3.3 V	21.1	pF
Cpd	Power dissipation capacitance	Outputs enabled	$C_L = 50 \text{ pF},$	1 = 10 WIHZ	5 V	22.8	pΕ

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq 3$ ns. $t_f \leq 3$ ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





www.ti.com 6-Jan-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
SN74LV374ATPWRG4Q1	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LV374ATPWRQ1	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV374A-Q1:

Catalog: SN74LV374A

Enhanced Product: SN74LV374A-EP

PACKAGE OPTION ADDENDUM

6-Jan-2013

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>