# DECADE COUNTER; DIVIDE-BY-TWELVE COUNTER; 4-BIT BINARY COUNTER

The SN54/74LS90, SN54/74LS92 and SN54/74LS93 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS90), divide-by-six (LS92) or divide-by-eight (LS93) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to  $\overline{\text{CP}}$ ) to form BCD, bi-quinary, modulo-12, or modulo-16 counters. All of the counters have a 2-input gated Master Reset (Clear), and the LS90 also has a 2-input gated Master Set (Preset 9).

- Low Power Consumption . . . Typically 45 mW
- High Count Rates . . . Typically 42 MHz
- Choice of Counting Modes . . . BCD, Bi-Quinary, Divide-by-Twelve, Binary
- Input Clamp Diodes Limit High Speed Termination Effects



### ON Semiconductor®

http://onsemi.com

# DECADE COUNTER; DIVIDE-BY-TWELVE COUNTER; 4-BIT BINARY COUNTER LOW POWER SCHOTTKY



J SUFFIX CERAMIC CASE 632-08




N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

# ORDERING INFORMATION

SN54LSXXJ	Ceramic
SN74LSXXN	Plastic
CNIZAL CVVD	2010




#### **PIN NAMES**


# LOADING (Note a)


		HIGH	LOW
<del>CP</del> <sub>0</sub>	Clock (Active LOW going edge) Input to ÷2 Section	0.5 U.L.	1.5 U.L.
<del>CP</del> ₁	Clock (Active LOW going edge) Input to ÷5 Section (LS90), ÷6 Section (LS92)	0.5 U.L.	2.0 U.L.
CP₁	Clock (Active LOW going edge) Input to ÷8 Section (LS93)	0.5 U.L.	1.0 U.L.
MR <sub>1</sub> , MR <sub>2</sub>	Master Reset (Clear) Inputs	0.5 U.L.	0.25 U.L.
MS <sub>1</sub> , MS <sub>2</sub>	Master Set (Preset-9, LS90) Inputs	0.5 U.L.	0.25 U.L.
$Q_0$	Output from +2 Section (Notes b & c)	10 U.L.	5 (2.5) U.L.
Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub>	Outputs from ÷5 (LS90), ÷6 (LS92), []+8 (LS93) Sections (Note b)	10 U.L.	5 (2.5) U.L.

#### NOTES

- a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military, (54) and 5 U.L. for commercial (74) Temperature Ranges.
- c. The  $Q_0$  Outputs are guaranteed to drive the full fan-out plus the  $\overline{CP}_1$  input of the device.
- d. To insure proper operation the rise  $(t_f)$  and fall time  $(t_f)$  of the clock must be less than 100 ns.







#### **FUNCTIONAL DESCRIPTION**

The LS90, LS92, and LS93 are 4-bit ripple type Decade, Divide-By-Twelve, and Binary Counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (LS90), divide-by-six (LS92), divide-by-eight (LS93) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Q<sub>0</sub> output of each device is designed and specified to drive the rated fan-out plus the  $\overline{CP}_1$  input of the

A gated AND asynchronous Master Reset (MR<sub>1</sub> • MR<sub>2</sub>) is provided on all counters which overrides and clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set (MS<sub>1</sub> • MS<sub>2</sub>) is provided on the LS90 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH).

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes.

#### **LS90**

- A. BCD Decade (8421) Counter The  $\overline{\text{CP}}_1$  input must be externally connected to the  $Q_0$  output. The  $\overline{CP}_0$  input receives the incoming count and a BCD count sequence is produced.
- te and Indefund. counts at Q<sub>0</sub>. B. Symmetrical Bi-quinary Divide-By-Ten Counter — The Q<sub>3</sub> output must be externally connected to the  $\overline{CP}_0$  input. The input count is then applied to the  $\overline{\text{CP}}_1$  input and a divide-by-ten square wave is obtained at output Q<sub>0</sub>

C. Divide-By-Two and Divide-By-Five Counter - No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function  $(\overline{CP}_0$  as the input and  $Q_0$  as the output). The  $\overline{CP}_1$  input is used to obtain binary divide-by-five operation at the Q<sub>3</sub> output.

#### **LS92**

- A. Modulo 12, Divide-By-Twelve Counter The  $\overline{CP}_1$  input must be externally connected to the  $Q_0$  output. The  $\overline{CP}_0$ input receives the incoming count and Q3 produces a symmetrical divide-by-twelve square wave output.
- B. Divide-By-Two and Divide-By-Six Counter —No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function. The  $\overline{CP}_1$ input is used to obtain divide-by-three operation at the Q1 and Q2 outputs and divide-by-six operation at the Q3 output.

#### **LS93**

- A. 4-Bit Ripple Counter The output Q<sub>0</sub> must be externally connected to input  $\overline{CP}_1$ . The input count pulses are applied to input  $\overline{CP}_0$ . Simultaneous divisions of 2, 4, 8, and 16 are performed at the  $Q_0$ ,  $Q_1$ ,  $Q_2$ , and  $Q_3$  outputs as shown in the truth table.
- B. 3-Bit Ripple Counter—The input count pulses are applied to input  $\overline{CP}_1$ . Simultaneous frequency divisions of 2, 4, and 8 are available at the  $Q_1$ ,  $Q_2$ , and  $Q_3$  outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through

#### LS90 MODE SELECTION

RES	ET/SE		OUTP	UTS			
MR <sub>1</sub>	MR <sub>2</sub>	MS <sub>1</sub>	MS <sub>2</sub>	Q <sub>0</sub>	Q <sub>1</sub>	$Q_2$	Q <sub>3</sub>
H H X L X L	H H X X L X L	L X H X X L	X H X L X	L H	L L Cou Cou Cou	nt nt	L H

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

LS92 AND LS93

	SET UTS	OUTPUTS					
MR <sub>1</sub>	MR <sub>2</sub>	$Q_0$	Q <sub>1</sub>	$Q_2$	Q <sub>3</sub>		
HLHL	H L L	L	L Cou Cou Cou	int	L		

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

LS90 BCD COUNT SEQUENCE

COUNT		OUT	PUT	
00011	$Q_0$	Q <sub>1</sub>	$Q_2$	$Q_3$
0 1 2 3 4 5 6 7 8 9		L	L L L H H H L L	*****

NOTE: Output  $Q_0$  is connected to Input  $\overline{CP}_1$  for BCD count.

LS92 TRUTH TABLE

COUNT	OUTPUT							
COUNT	$Q_0$	Q <sub>1</sub>	$Q_2$	Q <sub>3</sub>				
0 1 2 3 4 5 6 7 8 9 10 11			L L L H H L L L H H L L L H H H C H H H D H H H H H H H H H H H H	1111111				

NOTE: Output  $Q_0$  is connected to Input

LS93 TRUTH TABLE

COUNT  Q0 Q1 Q2 Q3  0				_	
Q0         Q1         Q2         Q3           1         L         H         L         L         H         L         L         H         L         H         L         H         L         H         H         L         H <th>COUNT</th> <th>Υ,</th> <th>OUT</th> <th>PUT</th> <th></th>	COUNT	Υ,	OUT	PUT	
0	000111	$Q_0$	Q <sub>1</sub>	$Q_2$	Q <sub>3</sub>
	6 7 8 9 10 11 12 13 14 15	H	L H H L L H H L L H H L L H H L L H H L L H H L H	L H H H L L L H H H H H H H	L H H H H H H H H H H

NOTE: Output  $Q_0$  is connected to Input  $\overline{CP}_1$ .

#### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I <sub>OH</sub>	Output Current — High	54, 74			-0.4	mA
I <sub>OL</sub>	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				Limits					
Symbol	Parameter			Тур	Max	Unit	Test Co	onditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
\/	Input LOW Voltage	54			0.7	V	Guaranteed Input	LOW Voltage for	
$V_{IL}$	Input LOW Voltage	74			0.8	V	All Inputs	_	
$V_{IK}$	Input Clamp Diode Voltage			-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -	-18 mA	
V	Output IIICI I Voltaga	54	2.5	3.5		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V <sub>IH</sub>		
V <sub>OH</sub>	Output HIGH Voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth Ta	able	
V	Outrout I OW Voltage	54, 74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
$V_{OL}$	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	$V_{IN} = V_{IL}$ or $V_{IH}$ per Truth Table	
	land HIGH Compart				20	μА	V <sub>CC</sub> = MAX, V <sub>IN</sub> =	2.7 V	
I <sub>IH</sub>	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> =	7.0 V	
I <sub>IL</sub>	Input LOW Current MS, MR $\overline{CP}_0$ $\overline{CP}_1$ (LS90, LS92) $\overline{CP}_1$ (LS93)				-0.4 -2.4 -3.2 -1.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> =	- 0.4 V	
I <sub>OS</sub>	Short Circuit Current (Note 1)		-20		-100	mA	V <sub>CC</sub> = MAX		
I <sub>CC</sub>	Power Supply Current				15	mΑ	V <sub>CC</sub> = MAX		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.



# AC CHARACTERISTICS (T<sub>A</sub> = $25^{\circ}$ C, V<sub>CC</sub> = 5.0 V, C<sub>L</sub> = 15 pF)

		Limits									
			LS90		LS92			LS93			
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>MAX</sub>	CP₀ Input Clock Frequency	32			32			32			MHz
f <sub>MAX</sub>	CP₁ Input Clock Frequency	16			16			16			MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, <del>CP</del> <sub>0</sub> Input to Q <sub>0</sub> Output		10 12	16 18		10 12	16 18		10 12	16 18	ns
t <sub>PLH</sub> t <sub>PHL</sub>	CP₀ Input to Q₃ Output		32 34	48 50		32 34	48 50		46 46	70 70	ns
t <sub>PLH</sub> t <sub>PHL</sub>	CP₁ Input to Q₁ Output		10 14	16 21		10 14	16 21		10 14	16 21	ns
t <sub>PLH</sub> t <sub>PHL</sub>	CP₁ Input to Q₂ Output		21 23	32 35		10 14	16 21		21 23	32 35	ns
t <sub>PLH</sub> t <sub>PHL</sub>	CP₁ Input to Q₃ Output		21 23	32 35		21 23	32 35		34 34	51 51	ns
t <sub>PLH</sub>	MS Input to Q <sub>0</sub> and Q <sub>3</sub> Outputs		20	30							ns
t <sub>PHL</sub>	MS Input to Q <sub>1</sub> and Q <sub>2</sub> Outputs		26	40				10			ns
t <sub>PHL</sub>	MR Input to Any Output		26	40		26	40		26	40	ns

# AC SETUP REQUIREMENTS (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0 V)

			Limits							
		LS	90	LS	92	LS				
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit		
t <sub>W</sub>	CP	15	S	15		15		ns		
t <sub>W</sub>	CP₁ Pulse Width	30	100	30		30		ns		
t <sub>W</sub>	MS Pulse Width	15						ns		
t <sub>W</sub>	MR Pulse Width	15	0 . (	15		15		ns		
t <sub>rec</sub>	Recovery Time MR to CP	25		25		25		ns		

RECOVERY TIME (tree) is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH-to-LOW in order to recognize and transfer HIGH data to the Q outputs

# **AC WAVEFORMS**





Figure 1

 $<sup>^{\</sup>star}$ The number of Clock Pulses required between the  $t_{PHL}$  and  $t_{PLH}$  measurements can be determined from the appropriate Truth Tables.





ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative