SN74CBT16800 20-BIT FET BUS SWITCH WITH PRECHARGED OUTPUTS SCDS090 – MAY 1999

- **5-**Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- B-Port Outputs Are Precharged by Bias Voltage to Minimize Signal Distortion During Live Insertion
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

The SN74CBT16800 provides 20 bits of high-speed TTL-compatible bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay. The device also precharges the B port to a user-selectable bias voltage (BIASV) to minimize live-insertion noise.

The device is organized as dual 10-bit bus switches with separate output-enable (\overline{OE}) inputs. It can be used as two 10-bit bus switches or one 20-bit bus switch. When \overline{OE} is low, the associated 10-bit bus switch is on and port A is connected to port B. When \overline{OE} is high, the switch is open, the high-impedance state exists between the two ports, and port B is precharged to BIASV through the equivalent of a 10-k Ω resistor.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74CBT16800 is characterized for operation from –40°C to 85°C.

FUNCTION TABL	E
(each 10-bit bus swi	tch)

INPUT OE	FUNCTION
L	A port = B port
н	A port = Z B port = BIASV



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




(TOP VIEW)						
BIASV [1A1 [1A2] 1A3 [1A4 [1A5] 1A4 [1A5] 1A6 [1A7] 1A8 [1A9] 1A10 [2A1] 2A2 [VCC] 2A3 [GND]	(TOP V 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18	48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31	1 <u>OE</u> 2 OE 1 B1 1 B2 1 B3 1 B4 1 B5] GND 1 B6 1 B7 1 B8 1 B9 1 B10 2 B1 2 B2 2 B3] GND 2 B4			
GND	17	32	GND			
2A4 [2A5 [2A6 [2A7 [2A8 [19 20 21 22	30 29 28 27	2B5 2B6 2B7 2B8			
2A9 [2A10 [23 24	26 25	2B9 2B10			

DGG OR DGV PACKAGE

SN74CBT16800 **20-BIT FET BUS SWITCH** WITH PRECHARGED OUTPUTS SCDS090 - MAY 1999

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input clamp current, I _{IK} (V _I < 0)		0.5 V to 7 V 0.5 V to 7 V 128 mA 50 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package	Package thermal impedance, θ _{JA} (see Note 2): DGG package DGV package	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SN74CBT16800 **20-BIT FET BUS SWITCH** WITH PRECHARGED OUTPUTS

SCDS090 - MAY 1999

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	V
BIASV	Supply voltage	1.3	VCC	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
Т _А	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to TI application report Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP [†]	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lı = -18 mA				-1.2	V
Ц		V _{CC} = 5.5 V,	$V_I = 5.5 \text{ V or GND}$				±5	μA
IO		V _{CC} = 4.5 V,	BIASV = 2.4 V,	V _O = 0	0.25			mA
ICC	-	V _{CC} = 5.5 V,	l _O = 0,	$V_{I} = V_{CC}$ or GND			50	μA
∆lcc‡	Control inputs	V _{CC} = 3.6 V,	One input at 2.7 V,	Other inputs at V_{CC} or GND			2.5	mA
Ci	Control inputs	V _I = 3 V or 0						pF
Cio(OFF)		$V_{O} = 3 V \text{ or } 0,$	$\overline{OE} = V_{CC}$					pF
r _{on} §		$V_{CC} = 4 V,$ TYP at $V_{CC} = 4 V$	V _I = 2.4 V,	lj = 15 mA				
			C = 4.5 V VI = 0	II = 64 mA				Ω
		$V_{CC} = 4.5 V$		II = 30 mA				
		V _I =	V _I = 2.4 V,	lj = 15 mA				

[†] All typical values are at $V_{CC} = 5 V$ (unless otherwise noted), $T_A = 25^{\circ}C$.

[‡]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	TEST CONDITIONS	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4 V		V _{CC} = 5 V ± 0.5 V		UNIT
	CONDITIONS			MIN	MAX	MIN	MAX	
tpd¶		A or B	B or A					ns
^t PZH	BIASV = GND	ŌĒ	A or B					20
^t PZL	BIASV = 3 V	OE	AUB					ns
^t PHZ	BIASV = GND	OE	A or B					
^t PLZ	BIASV = 3 V	OE	AUB					ns

The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



SN74CBT16800 **20-BIT FET BUS SWITCH** WITH PRECHARGED OUTPUTS

SCDS090 - MAY 1999



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.


B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

E. tpLz and tpHz are the same as tdis.

F. tpzL and tpzH are the same as ten.

G. tPLH and tPHL are the same as tpd.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated