SN74AUC16501 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES418 - DECEMBER 2002

• Member of the Texas Instruments		V PACKAGE
Widebus™ Family	(TOP	VIEW)
 Optimized for 1.8-V Operation and Is 3.6-V 		56 GND
I/O Tolerant to Support Mixed-Mode Signal		55 CLKAB
Operation		54 B1
 I_{off} Supports Partial-Power-Down Mode 		53 GND
Operation	A2 5	52 B2
Sub 1-V Operable	A3 6	51 B3
 Max t_{pd} of 2 ns at 1.8 V 	V _{CC} []7	50 🛛 V _{CC}
 Low Power Consumption, 10 μA at 1.8 V 	A4 🛾 8	49 B4
• ±8-mA Output Drive at 1.8 V	A5 🛛 9	48 🛛 B5
-	A6 🛛 10	47 🛛 B6
 Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II 	GND 11	46 GND
	A7 12	45 B7
ESD Protection Exceeds JESD 22	A8 🛛 13	44 B8
 2000-V Human-Body Model (A114-A) 200 V Machine Model (A115 A) 	A9 14	43 B9
 200-V Machine Model (A115-A) 1000-V Charged-Device Model (C101) 	A10 15	42 B10
- Tous v Charged-Device Moder (CTOT)		41 B11
description/ordering information	A12 17 GND 18	40 B12 39 GND
	A13 [19	39 GND 38 B13
This 18-bit universal bus transceiver is	A13 [19 A14 [20	37 B14
operational at 0.8-V to 2.7-V V_{CC} , but is designed	A14 [] 20 A15 [] 21	36 B15
specifically for 1.65-V to 1.95-V V_{CC} operation.	V _{CC} [22	35 V _{CC}
Data flow in each direction is controlled by	A16 23	34 B16
output-enable (OEAB and OEBA), latch-enable	A17 24	33 B17
(LEAB and LEBA), and clock (CLKAB and	GND 25	32 GND

output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

the outputs are in the high-impedance state.
Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, and CLKBA. The output enables are
complementary (OEAB is active high and OEBA is active low).

TA	PACKAG	θE‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG	Tape and reel	SN74AUC16501DGGR	AUC16501
–40°C to 85°C	TVSOP – DGV	Tape and reel	SN74AUC16501DGVR	MH501
	VFBGA – GQL	Tape and reel	SN74AUC16501GQLR	MH501

ORDERING INFORMATION

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



31 B18

29 GND

30 CLKBA

A18 26

28

OEBA 27


LEBA

SCE3418 - DECEMBER 2002

description/ordering information (continued)

To ensure the high-impedance state during power up or power down, \overline{OEBA} should be tied to V_{CC} through a pullup resistor, and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



terminal assignments

	1	2	3	4	5	6
Α	A1	LEAB	OEAB	GND	CLKAB	B1
в	A3	A2	GND	GND	B2	B3
С	A5	A4	VCC	VCC	B4	B5
D	A7	A6	GND	GND	B6	B7
Е	A9	A8			B8	B9
F	A10	A11			B11	B10
G	A12	A13	GND	GND	B13	B12
н	A14	A15	VCC	V _{CC}	B15	B14
J	A16	A17	GND	GND	B17	B16
κ	A18	OEBA	LEBA	GND	CLKBA	B18

FUNCTION TABLE[†]

	INP	UTS		OUTPUT
OEAB	LEAB	CLKAB	Α	В
L	Х	Х	Х	Z
н	Н	Х	L	L
н	Н	Х	Н	н
н	L	\uparrow	L	L
Н	L	\uparrow	Н	н
н	L	Н	Х	в ₀ ‡ в ₀ §
Н	L	L	Х	в ₀ §

[†]A-to-B data flow is shown; B-to-A flow is similar, but uses OEBA, LEBA, and CLKBA.


[‡]Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

§ Output level before the indicated steady-state input conditions were established



SN74AUC16501 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPL

SCES418 - DECEMBER 2002



logic diagram (positive logic)

To 17 Other Channels

Pin numbers shown are for the DGG and DGV packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Voltage range applied to any output in the high-impedance or power-off state, V _O (see Note 1)	0 5 V to 3 6 V
Output voltage range, V _O (see Note 1)	
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	
Continuous current through \tilde{V}_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 2): DGG package	64°C/W
DGV package	
GQL package	42°C/W
Storage temperature range, T _{stg} 6	5°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 3)

			MIN	MAX	UNIT	
VCC	Supply voltage		0.8	2.7	V	
		V _{CC} = 0.8 V	VCC			
VIH	High-level input voltage	V _{CC} = 1.1 V to 1.95 V	$0.65 \times V_{CC}$		V	
		V_{CC} = 2.3 V to 2.7 V	1.7			
		V _{CC} = 0.8 V		0		
VIL	Low-level input voltage	V _{CC} = 1.1 V to 1.95 V		$0.35 \times V_{CC}$	V	
		V_{CC} = 2.3 V to 2.7 V		0.7		
VI	Input voltage		0	3.6	V	
		Active state	0	V _{CC}		
VO	Output voltage 3-state	0	3.6	V		
	DH High-level output current	V _{CC} = 0.8 V		-0.7		
		V _{CC} = 1.1 V		-3		
ЮН		V _{CC} = 1.4 V		-5	mA	
		V _{CC} = 1.65 V		-8		
		V _{CC} = 2.3 V		-9		
		V _{CC} = 0.8 V		0.7		
		V _{CC} = 1.1 V		3		
IOL	Low-level output current	V _{CC} = 1.4 V		5	mA	
-		V _{CC} = 1.65 V		8		
		V _{CC} = 2.3 V		9		
$\Delta t / \Delta v$	Input transition rise or fall rate	·		20	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



PARAMETER	TEST CONDITIONS	v _{cc}	MIN TYP [†]	MAX	UNIT	
	I _{OH} = -100 μA	0.8 V to 2.7 V	V _{CC} -0.1			
	I _{OH} = -0.7 mA	0.8 V	0.55			
	$I_{OH} = -3 \text{ mA}$	1.1 V	0.8		. <i>.</i>	
	$I_{OH} = -5 \text{ mA}$	1.4 V	1		V	
	I _{OH} = -8 mA	1.65 V	1.2		1	
	$I_{OH} = -9 \text{ mA}$	2.3 V	1.8			
	I _{OL} = 100 μA	0.8 V to 2.7 V		0.2		
	I _{OL} = 0.7 mA	0.8 V	0.25			
	I _{OL} = 3 mA	1.1 V		0.3		
VOL	I _{OL} = 5 mA	1.4 V		0.4	V	
	I _{OL} = 8 mA	1.65 V		0.45		
	I _{OL} = 9 mA	2.3 V		0.6		
II Control inputs	$V_{I} = V_{CC} \text{ or } GND$	0.8 V to 2.7 V		±5	μA	
loff	$V_{I} \text{ or } V_{O} = 2.7 \text{ V}$	0		±10	μA	
loz‡	$V_{O} = V_{CC}$ or GND	2.7 V		±10	μA	
ICC	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	0.8 V to 2.7 V		20	μA	
C _i	$V_{I} = V_{CC}$ or GND	2.5 V	3.5	4.5	pF	
C _{io}	$V_{O} = V_{CC}$ or GND	2.5 V	6	7.5	pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at $T_A = 25^{\circ}C$.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V _{CC} = 0.8 V	V _{CC} = ± 0.		V _{CC} = ± 0.		۲ <mark>0.1 × 0.1</mark>		V _{CC} = ± 0.		UNIT	
				TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock free	quency	85		150		250		300		350	MHz		
Pulse	LE high		5.8	4		1.7		1.5		1.5				
tw	duration	CLK high or low		5.8	4		1.7		1.5		1.5		ns	
	. .	Data before CLK↑	0.2	0.6		0.6		0.6		0.6				
t _{su}	Setup time		CLK high	0.1	0.4		0.4		0.3		0.3		ns	
	unio	Data before LE \downarrow	CLK low	0.1	0.4		0.4		0.3		0.3			
		Data after CLK↑		0.3	1.2		1.1		0.9		0.9			
^t h	time	Hold time	Data after LE \downarrow	CLK high or low	1.3	1.5		1.3		1.2		1.2		ns



SN74AUC16501 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES418 - DECEMBER 2002

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	V _{CC} = 0.8 V	$\begin{array}{c} v_{CC} = 1.2 \text{ V} \\ \pm 0.1 \text{ V} \end{array}$		$\begin{array}{c} \text{V}_{\text{CC}} = 1.5 \text{ V} \\ \pm \text{ 0.1 V} \end{array}$		V _{CC} = 1.8 V ± 0.15 V			V _{CC} = 2.5 V ± 0.2 V		UNIT
	(INPUT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
^f max			85		150		250			300		350	MHz
^t pd	A or B	B or A	8.5	0.9	4	1	2.8	0.3	2	2.8	0.1	2.3	ns
^t pd	LE	A or B	9.8	1.6	6.3	1	4.1	0.9	2.5	3.8	0.7	3	ns
^t pd	CLK	AUD	9.2	1.5	3.8	0.7	3.1	0.9	2.2	3.3	0.6	2.7	ns
^t en	OEAB	В	9.7	1.6	3	1.1	3.2	1	1.8	3.4	0.8	2.8	ns
^t dis	UEAD	В	15	3.6	5.3	0.9	5.7	1.7	2.4	3.2	1	3.1	ns
^t en	OEBA		11	1.7	5.7	1	3.7	1	2.2	3.7	0.7	3	ns
^t dis	UEDA	A	18	3.5	7.5	1.4	5.4	2	3.5	5.2	0.9	3	ns

operating characteristics for transparent mode, $T_A = 25^{\circ}C$

	PARAMETER		TEST	V _{CC} = 0.8 V	V _{CC} = 1.2 V	V _{CC} = 1.5 V	V _{CC} = 1.8 V	V _{CC} = 2.5 V		
	PARAMETER	<u>.</u>	CONDITIONS	TYP	TYP	TYP	TYP	TYP	UNIT	
C _{pd†} (each bit)	Power dissipation capacitance	Outputs enabled, 1 output switching	$1 f_{data} = 10 \text{ MHz},$ $f_{clk} = V_{CC} \text{ or}$ GND, $1 f_{out} = 10 \text{ MHz},$ $OEAB = V_{CC},$ OEBA = GND, $LE = V_{CC},$ $C_L = 0 \text{ pF}$	30	31	33	36	44	pF	
C _{pd} (each bit)	Power dissipation capacitance	Outputs disabled	$1 f_{data} = 10 \text{ MHz},$ $f_{clk} = V_{CC} \text{ or }$ GND, $1 f_{out} = \text{ not }$ switching, OEAB = GND, $OEBA = V_{CC},$ $LE = V_{CC},$ CI = 0 pF	9	9	10	12	16	pF	

[†]C_{pd} (each output) is the C_{pd} for each data bit (input and output circuitry) as it operates at 5 MHz (the clock is operating at 10 MHz in this test, but its ICC component has been subtracted out).



			TEST	V _{CC} = 0.8 V	V _{CC} = 1.2 V	V _{CC} = 1.5 V	V _{CC} = 1.8 V	$V_{CC} = 2.5 V$	
	PARAMETER	5	CONDITIONS	ТҮР	TYP	TYP	TYP	TYP	UNIT
C _{pd} ‡ (each bit)	Power dissipation capacitance	Outputs enabled, 1 output switching	$\begin{array}{l} 1 \ f_{data} = 5 \ \text{MHz}, \\ 1 \ f_{Clk} = 10 \ \text{MHz}, \\ 1 \ f_{out} = 5 \ \text{MHz}, \\ \hline \underbrace{OEAB} = V_{CC}, \\ \hline OEBA = GND, \\ LE = GND, \\ C_L = 0 \ \text{pF} \end{array}$	29	30	31	35	43	pF
C _{pd} (Z)	Power dissipation capacitance	Outputs disabled, 1 clock and 1 data switching	$\begin{array}{l} 1 \ f_{data} = 5 \ \text{MHz}, \\ 1 \ f_{clk} = 10 \ \text{MHz}, \\ f_{out} = not \\ switching, \\ \hline \hline \\ \hline $	8	8	9	10	13	pF
C _{pd} § (each clock)	Power dissipation capacitance	Outputs disabled, clock only switching	$\begin{array}{l} 1 \ f_{data} = 0 \ \text{MHz}, \\ 1 \ f_{clk} = 10 \ \text{MHz}, \\ f_{out} = not \\ \text{switching}, \\ \hline \\ $	31	32	32	34	39	pF


operating characteristics for clocked mode, $T_A = 25^{\circ}C^{\dagger}$

[†] Total device C_{pd} for multiple (n) outputs switching and (y) clocks inputs switching = {n * C_{pd} (each output)} + {y * C_{pd} (each clock)} [‡] C_{pd} (each bit) is the C_{pd} for each data bit (input and output circuitry) as it operates at 5 MHz (the clock is operating at 10 MHz in this test, but its I_{CC} component has been subtracted out). § C_{pd} (each clock) is the C_{pd} for the clock circuitry only as it operates at 10 MHz.



SN74AUC16501 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS


SCES418 - DECEMBER 2002



PARAMETER MEASUREMENT INFORMATION

NOTES: A. Cl includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω, slew rate \geq 1 V/ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.






MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins - MO-153

14/16/20/56 Pins – MO-194




MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated