

# SN74ALVC16901

## 18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS

SCAS276A – NOVEMBER 1993 – REVISED JULY 1995

- Member of the Texas Instruments *Widebus+*™ Family
- *EPIC*™ (Enhanced-Performance Implanted CMOS) Submicron Process
- *UBT*™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Simultaneously Generates and Checks Parity
- Option to Select Generate Parity and Check or Feed-Through Data/Parity in A-to-B or B-to-A Directions
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Thin Shrink Small-Outline (DGG) Package

### description

This 18-bit (dual-octal) noninverting registered transceiver is designed for 2.7-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVC16901 is a dual 9-bit to dual 9-bit parity transceiver with registers. The device can operate as a feed-through transceiver or it can generate/check parity from the two 8-bit data buses in either direction.

The SN74ALVC16901 features independent clock (CLKAB or CLKBA), latch-enable (LEAB or LEBA), and dual 9-bit clock-enable (CLKENAB or CLKENBA) inputs. It also provides parity-enable ( $\overline{\text{SEL}}$ ) and parity-select (ODD/EVEN) inputs and separate error-signal (ERRA or ERRB) outputs for checking parity. The direction of data flow is controlled by OEAB and OEBA. When SEL is low, the parity functions are enabled. When SEL is high, the parity functions are disabled and the device acts as an 18-bit registered transceiver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16901 is available in TI's thin shrink small-outline (DGG) package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16901 is characterized for operation from -40°C to 85°C.

DGG PACKAGE  
(TOP VIEW)

$\overline{1\text{CLKENAB}}$	1	64	$\overline{1\text{CLKENBA}}$
LEAB	2	63	LEBA
CLKAB	3	62	CLKBA
$\overline{1\text{ERRA}}$	4	61	$\overline{1\text{ERRB}}$
$\overline{1\text{APAR}}$	5	60	$\overline{1\text{BPAR}}$
GND	6	59	GND
1A1	7	58	1B1
1A2	8	57	1B2
1A3	9	56	1B3
V <sub>CC</sub>	10	55	V <sub>CC</sub>
1A4	11	54	1B4
1A5	12	53	1B5
1A6	13	52	1B6
GND	14	51	GND
1A7	15	50	1B7
1A8	16	49	1B8
2A1	17	48	2B1
2A2	18	47	2B2
GND	19	46	GND
2A3	20	45	2B3
2A4	21	44	2B4
2A5	22	43	2B5
V <sub>CC</sub>	23	42	V <sub>CC</sub>
2A6	24	41	2B6
2A7	25	40	2B7
2A8	26	39	2B8
GND	27	38	GND
$\overline{2\text{APAR}}$	28	37	$\overline{2\text{BPAR}}$
$\overline{2\text{ERRA}}$	29	36	$\overline{2\text{ERRB}}$
OEAB	30	35	OEBA
SEL	31	34	ODD/EVEN
$\overline{2\text{CLKENAB}}$	32	33	$\overline{2\text{CLKENBA}}$



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+, EPIC, and UBT are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443


Copyright © 1995, Texas Instruments Incorporated

# SN74ALVC16901

## 18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS

SCAS276A – NOVEMBER 1993 – REVISED JULY 1995

### block diagram



FUNCTION TABLE†

INPUTS					OUTPUT
CLKENAB	OEAB	LEAB	CLKAB	A	B
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B <sub>0</sub> ‡
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	L	X	B <sub>0</sub> ‡
L	L	L	H	X	B <sub>0</sub> §

† A-to-B data flow is shown: B-to-A flow is similar, but uses OEBA, LEBA, and CLKENBA.

‡ Output level before the indicated steady-state input conditions were established

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low



**SN74ALVC16901**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH PARITY GENERATORS/CHECKERS**

SCAS276A – NOVEMBER 1993 – REVISED JULY 1995

**PARITY-ENABLE FUNCTION TABLE**

INPUTS			OPERATION OR FUNCTION	
SEL	$\overline{OEBA}$	$\overline{OEAB}$		
L	H	L	Parity is checked on port A and is generated on port B.	
L	L	H	Parity is checked on port B and is generated on port A.	
L	H	H	Parity is checked on port B and port A.	
L	L	L	Parity is generated on port A and B if device is in FF mode.	
H	L	L	Parity functions are disabled; device acts as a standard 18-bit registered transceiver.	
H	L	H		$Q_A$ data to B, $Q_B$ data to A
H	H	L		$Q_B$ data to A
H	H	H		$Q_A$ data to B Isolation

**PARITY FUNCTION TABLE**

INPUTS								OUTPUTS			
SEL	$\overline{OEBA}$	$\overline{OEAB}$	ODD/EVEN	$\Sigma$ OF INPUTS A1 – A8 = H	$\Sigma$ OF INPUTS B1 – B8 = H	APAR	BPAR	APAR	$\overline{ERRA}$	BPAR	$\overline{ERRB}$
L	H	L	L	0, 2, 4, 6, 8	N/A	L	N/A	N/A	H	L	Z
L	H	L	L	1, 3, 5, 7	N/A	L	N/A	N/A	L	H	Z
L	H	L	L	0, 2, 4, 6, 8	N/A	H	N/A	N/A	L	L	Z
L	H	L	L	1, 3, 5, 7	N/A	H	N/A	N/A	H	H	Z
L	L	H	L	N/A	0, 2, 4, 6, 8	N/A	L	L	Z	N/A	H
L	L	H	L	N/A	1, 3, 5, 7	N/A	L	L	H	Z	N/A
L	L	H	L	N/A	0, 2, 4, 6, 8	N/A	H	L	L	Z	N/A
L	L	H	L	N/A	1, 3, 5, 7	N/A	H	L	H	Z	N/A
L	H	L	H	0, 2, 4, 6, 8	N/A	L	N/A	N/A	L	H	Z
L	H	L	H	1, 3, 5, 7	N/A	L	N/A	N/A	H	L	Z
L	H	L	H	0, 2, 4, 6, 8	N/A	H	N/A	N/A	H	H	Z
L	H	L	H	1, 3, 5, 7	N/A	H	N/A	N/A	L	L	Z
L	L	H	H	N/A	0, 2, 4, 6, 8	N/A	L	H	Z	N/A	L
L	L	H	H	N/A	1, 3, 5, 7	N/A	L	L	L	Z	H
L	L	H	H	N/A	0, 2, 4, 6, 8	N/A	H	L	H	Z	H
L	L	H	H	N/A	1, 3, 5, 7	N/A	H	L	L	Z	H
L	H	H	L	0, 2, 4, 6, 8	0, 2, 4, 6, 8	L	L	Z	H	Z	H
L	H	H	L	1, 3, 5, 7	1, 3, 5, 7	L	L	Z	L	Z	L
L	H	H	L	0, 2, 4, 6, 8	0, 2, 4, 6, 8	H	H	Z	L	Z	L
L	H	H	L	1, 3, 5, 7	1, 3, 5, 7	H	H	Z	H	Z	H
L	H	H	H	0, 2, 4, 6, 8	0, 2, 4, 6, 8	L	L	Z	H	Z	H
L	H	H	H	1, 3, 5, 7	1, 3, 5, 7	L	L	Z	L	Z	H
L	H	H	H	0, 2, 4, 6, 8	0, 2, 4, 6, 8	H	H	Z	H	Z	H
L	H	H	H	1, 3, 5, 7	1, 3, 5, 7	H	H	Z	L	Z	L
L	L	L	L	N/A	N/A	N/A	N/A	PE†	Z	PE†	Z
L	L	L	H	N/A	N/A	N/A	N/A	PO‡	Z	PO‡	Z

† Parity output is set to the level so that the specific bus side is set to even parity.

‡ Parity output is set to the level so that the specific bus side is set to odd parity.



# SN74ALVC16901

## 18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS

SCAS276A – NOVEMBER 1993 – REVISED JULY 1995

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	-0.5 V to 4.6 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1)	-0.5 V to 4.6 V
Input voltage range, $V_I$ (I/O ports) (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through $V_{CC}$ or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3)	1 W
Storage temperature range, $T_{stg}$	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This value is limited to 4.6 V maximum.  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

### recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
$I_{OL}$	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



**SN74ALVC16901**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH PARITY GENERATORS/CHECKERS**

SCAS276A – NOVEMBER 1993 – REVISED JULY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub> †	T <sub>A</sub> = -40°C to 85°C			UNIT	
			MIN	TYP	MAX		
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	MIN to MAX	V <sub>CC</sub> -0.2			V	
	I <sub>OH</sub> = -6 mA, V <sub>IH</sub> = 1.7 V	2.3 V	2				
	I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			
		V <sub>IH</sub> = 2 V	2.7 V	2.2			
	I <sub>OH</sub> = -24 mA, V <sub>IH</sub> = 2 V	3 V	2.4				
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	MIN to MAX	0.2			V	
	I <sub>OL</sub> = 6 mA, V <sub>IL</sub> = 0.7 V	2.3 V	0.4				
	I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.7 V	2.3 V	0.7			
		V <sub>IL</sub> = 0.8 V	2.7 V	0.4			
	I <sub>OL</sub> = 24 mA, V <sub>IL</sub> = 0.8 V	3 V	0.55				
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V	±5			μA	
I <sub>I</sub> (hold)	V <sub>I</sub> = 0.7 V	2.3 V	45			μA	
	V <sub>I</sub> = 1.7 V		-45				
	V <sub>I</sub> = 0.8 V	3 V	75				
	V <sub>I</sub> = 2 V		-75				
	V <sub>I</sub> = 0 to 3.6 V	3.6 V	±500				
I <sub>OZ</sub> ‡	V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V	±10			μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V	40			μA	
ΔI <sub>CC</sub>	V <sub>CC</sub> = 3 V to 3.6 V, One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND		750			μA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	3			pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V	7.5			pF
C <sub>o</sub>	Output ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V	6			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I<sub>OZ</sub> includes the input-leakage current.

timing requirements over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	125	0	125	0	125	MHz
t <sub>w</sub>	Pulse duration	CLK↑	3	3	3	ns		
		LE high	3	3	3			
t <sub>su</sub>	Setup time	APAR or BPAR before CLK↑	1.9	2	1.7	ns		
		CLKEN before CLK↑	2.1	2.1	1.7			
		APAR or BPAR before LE↓	1.4	1.3	1.2			
t <sub>h</sub>	Hold time	APAR or BPAR after CLK↑	0.4	0.4	0.5	ns		
		CLKEN after CLK↑	0.5	0.5	0.7			
		APAR or BPAR after LE↓	0.9	1.1	0.9			



**SN74ALVC16901**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH PARITY GENERATORS/CHECKERS**

SCAS276A – NOVEMBER 1993 – REVISED JULY 1995

switching characteristics over recommended operating free-air temperature range,  $C_L = 50$  pF (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			125		125		125		MHz
$t_{pd}$	A or B	B or A	1.5	5.8		4.8	1	4.4	ns
	A or B	BPAR or APAR	2.5	9.5		7.6	2	6.7	
	APAR or BPAR	BPAR or APAR	1.5	6.3		5.2	1	4.7	
	APAR or BPAR	$\overline{ERRA}$ or $\overline{ERRB}$	2.5	10.3		8.7	2	7.5	
	ODD/ $\overline{EVEN}$	$\overline{ERRA}$ or $\overline{ERRB}$	2	9.3		7.9	1.5	6.8	
	ODD/ $\overline{EVEN}$	BPAR or APAR	2	8.9		7.6	1.5	6.5	
	$\overline{SEL}$	BPAR or APAR	1.5	6.7		5.9	1	5.1	
	CLKAB or CLKBA	A or B	1.5	7		5.8	1	5.1	
	CLKAB or CLKBA	BPAR or APAR parity feedthrough	2	7.7		6.3	1.5	5.6	
	CLKAB or CLKBA	BPAR or APAR parity generated	3	10.8		8.7	2	7.7	
	CLKAB or CLKBA	$\overline{ERRA}$ or $\overline{ERRB}$	3	11.1		8.9	2	7.9	
	LEAB or LEBA	A or B	1.5	6.6		5.5	1	4.8	
	LEAB or LEBA	BPAR or APAR parity feedthrough	2	7.3		6	1.5	5.3	
LEAB or LEBA	BPAR or APAR parity generated	3	10.4		8.3	2	7.4		
LEAB or LEBA	$\overline{ERRA}$ or $\overline{ERRB}$	3	10.5		8.5	2	7.5		
$t_{en}$	$\overline{OEAB}$ or $\overline{OEBA}$	B, BPAR or A, APAR	1.5	6.8		6.1	1	5.3	ns
$t_{dis}$	$\overline{OEAB}$ or $\overline{OEBA}$	B, BPAR or A, APAR	2	6.3		5.2	1.5	4.9	ns
$t_{en}$	$\overline{OEAB}$ or $\overline{OEBA}$	$\overline{ERRA}$ or $\overline{ERRB}$	1.5	6.7		5.5	1	4.9	ns
$t_{dis}$	$\overline{OEAB}$ or $\overline{OEBA}$	$\overline{ERRA}$ or $\overline{ERRB}$	2	7.5		6.5	1	5.7	ns
$t_{en}$	$\overline{SEL}$	$\overline{ERRA}$ or $\overline{ERRB}$	1.5	7.2		6.5	1	5.5	ns
$t_{dis}$	$\overline{SEL}$	$\overline{ERRA}$ or $\overline{ERRB}$	2	6.6		5.4	1.5	4.9	ns

operating characteristics,  $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	UNIT	
			TYP	TYP		
$C_{pd}$	Power dissipation capacitance	Outputs enabled	$C_L = 50$ pF, $f = 10$ MHz	22	27	pF
		Outputs disabled		5	8	



**PARAMETER MEASUREMENT INFORMATION**  
 $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

**Figure 1. Load Circuit and Voltage Waveforms**


# SN74ALVC16901

## 18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS

SCAS276A – NOVEMBER 1993 – REVISED JULY 1995


### PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



LOAD CIRCUIT

TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 2. Load Circuit and Voltage Waveforms



## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
RF/IF and ZigBee® Solutions	<a href="http://www.ti.com/lprf">www.ti.com/lprf</a>

### Applications

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2008, Texas Instruments Incorporated