	Obsolete	OCTAL TRANSP	SN74AHCT573-Q1 PARENT D-TYPE LATCH VITH 3-STATE OUTPUTS PTEMBER 2003 – REVISED APRIL 2008
<ul> <li>ESD P MIL-ST Using</li> <li>Inputs</li> </ul>	ed for Automotive Applications rotection Exceeds 1500 V Per ID-883, Method 3015; Exceeds 150 V Machine Model (C = 200 pF, R = 0) Are TTL-Voltage Compatible Up Performance Exceeds 250 mA Per 17		20 20 20 19 10 19 12 18 20 17 30 16 40 15 50 14 60 13 70 12 80 11 LE

### description/ordering information

The SN74AHCT573 is an octal transparent D-type latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

T <sub>A</sub>	PACKAGE		ORDERABLE PART NUMBER	TOP-SIDE MARKING				
-40°C to 125°C	SOIC – DW	Tape and reel	SN74AHCT573QDWRQ1	AHCT573QQ1				
<sup>+</sup> For the most surrent package and ordering information, see the Dackage Option Addendum at the and of								

#### **ORDERING INFORMATION<sup>†</sup>**

 $^{\uparrow}$  For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

**FUNCTION TABLE** 

<sup>‡</sup> Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

(each latch)								
	INPUTS							
OE	LE	D	Q					
L	Н	Н	Н					
L	Н	L	L					
L	L	Х	Q <sub>0</sub>					
Н	Х	Х	Z					



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2008, Texas Instruments Incorporated

### SN74AHCT573-Q1 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCLS541A - SEPTEMBER 2003 - REVISED APRIL 2008

### logic diagram (positive logic)



To Seven Other Channels

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	
Output voltage range, V <sub>O</sub> (see Note 1)	–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V <sub>CC</sub> or GND	±75 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2)	58°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	5.5	V
VO	Output voltage	0	VCC	V
ЮН	High-level output current		-8	mA
IOL	Low-level output current		8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		20	ns/V
ТА	Operating free-air temperature	-40	125	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS541A - SEPTEMBER 2003 - REVISED APRIL 2008

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	N/	Т	4 = 25°C	;			
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	UNIT
	I <sub>OH</sub> = -50 μA	451/	4.4	4.5		4.4		V
VOH	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		V
	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1	V
V <sub>OL</sub>	$I_{OL} = 8 \text{ mA}$	4.5 V	0.36		0.36		0.44	V
l	$V_I = 5.5 \text{ V or GND}$	0 V to 5.5 V			±0.1		±1	μΑ
I <sub>OZ</sub>	$V_{O} = V_{CC} \text{ or } GND$	5.5 V			±0.25		±2.5	μA
ICC	$V_I = 5.5 \text{ V or GND},  I_O = 0$	5.5 V			4		40	μΑ
∆lcc†	One input at 3.4 V, Other inputs at $V_{CC}$ or GND	5.5 V			1.35		1.5	mA
Ci	$V_I = V_{CC}$ or GND	5 V		2.5	10			pF
С <sub>о</sub>	$V_{O} = V_{CC}$ or GND	5 V		3				pF

<sup>†</sup>This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

# timing requirements over recommended operating free-air temperature range, V\_{cc} = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 25°C		MIN		
		MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, LE high	5		5		ns
t <sub>su</sub>	Setup time, data before LE $\downarrow$	3.5		3.5		ns
th	Hold time, data after LE $\downarrow$	1.5		1.5		ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	TA	= 25°C	;	MIN		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	D	0	0. 15 55		4.2	6	1	6.5	~~
<sup>t</sup> PHL	D	Q	C <sub>L</sub> = 15 pF		5.1	7	1	9	ns
<sup>t</sup> PLH	LE	0	0. 15 55		4.7	6.5	1	7.5	~~
<sup>t</sup> PHL	LE	Q	C <sub>L</sub> = 15 pF		5.6	7.5	1	9	ns
<sup>t</sup> PZH	OE	Q	0. 45 -5		4.1	6.5	1	7	
<sup>t</sup> PZL	ÛE	Q	C <sub>L</sub> = 15 pF		5.5	7.5	1	10	ns
<sup>t</sup> PHZ	OE	Q	0. 15 55		5.5	8	1	11	20
<sup>t</sup> PLZ	ÛE	Q	C <sub>L</sub> = 15 pF		5.4	8	1	9.5	ns
<sup>t</sup> PLH	D	Q	C: 50 pF		5.2	7	1	7.5	20
<sup>t</sup> PHL	D	Q	C <sub>L</sub> = 50 pF		6.1	8	1	10	ns
<sup>t</sup> PLH		0	0. 50 - 5		5.7	7.5	1	8.5	
<sup>t</sup> PHL	LE	Q	C <sub>L</sub> = 50 pF		6.6	8.5	1	10	ns
<sup>t</sup> PZH	OE	0	C. 50 pF		5.1	7.5	1	8	20
<sup>t</sup> PZL	UE	Q	C <sub>L</sub> = 50 pF		6.5	8.5	1	11	ns
<sup>t</sup> PHZ	OE	Q	C: 50 pF		6.7	9	1	12	~~
<sup>t</sup> PLZ	UE	Ŷ	C <sub>L</sub> = 50 pF		6.4	9	1	10.5	ns
<sup>t</sup> sk(o)			C <sub>L</sub> = 50 pF			1.5			ns




### SN74AHCT573-Q1 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCLS541A - SEPTEMBER 2003 - REVISED APRIL 2008


### operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

	PARAMETER	TEST C	ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	16	pF



NOTES: A. Cl includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1$  MHz,  $Z_{O} = 50 \Omega$ ,  $t_{f} \leq 3$  ns,  $t_{f} \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.







www.ti.com

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
SN74AHCT573QDWRQ1	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHCT573-Q1 :

Catalog: SN74AHCT573

• Military: SN54AHCT573

NOTE: Qualified Version Definitions:



www.ti.com

6-Jan-2013

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated