
SCLS703A-JULY 2006-REVISED MARCH 2007

FEATURES

- Controlled Baseline
 - One Assembly Site
 - One Test Site
 - One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Operating Range 2-V to 5.5-V V_{CC}
- Schmitt-Trigger Circuitry On A, B, and CLR Inputs for Slow Input Transition Rates
- Edge Triggered From Active-High or Active-Low Gated Logic Inputs
- Retriggerable for Long Output Pulses
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Overriding Clear Terminates Output Pulse
- Glitch-Free Power-Up Reset On Outputs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



DESCRIPTION/ORDERING INFORMATION

The SN74AHC123A device is a dual retriggerable monostable multivibrator designed for 2-V to 5.5-V V_{CC} operation.

This edge-triggered multivibrator features output pulse-duration control by three methods. In the first method, the \overline{A} input is low, and the \overline{A} input goes high. In the second method, the \overline{B} input is high, and the \overline{A} input goes low. In the third method, the \overline{A} input is low, the \overline{B} input is high, and the clear (\overline{CLR}) input goes high.

The output pulse duration is programmed by selecting external resistance and capacitance values. The external timing capacitor must be connected between C_{ext} and R_{ext}/C_{ext} (positive) and an external resistor connected between R_{ext}/C_{ext} and V_{CC} . To obtain variable pulse durations, connect an external variable resistance between R_{ext}/C_{ext} and V_{CC} . The output pulse duration can be reduced by taking \overline{CLR} low.

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. The \overline{A} , \overline{B} , and \overline{CLR} inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs.

Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active (\overline{A}) or high-level-active (B) input. Pulse duration can be reduced by taking \overline{CLR} low. \overline{CLR} can be used to override \overline{A} or B inputs. The input/output timing diagram illustrates pulse control by retriggering the inputs and early clearing.

The variance in output pulse duration from device to device is less than $\pm 0.5\%$ (typ) for given external timing components. An example of this distribution for the SN74AHC123A is shown in Figure 10. Variations in output pulse duration versus supply voltage and temperature are shown in Figure 6.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCLS703A-JULY 2006-REVISED MARCH 2007



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

During power up, Q outputs are in the low state and \overline{Q} outputs are in the high state. The outputs are glitch free, without applying a reset pulse.

For additional application information on multivibrators, see the application report *Designing With the SN74AHC123A and SN74AHCT123A*, literature number SCLA014.

ORDERING INFORMATION(1)

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
–55°C to 125°C	SOIC - D	Tape and reel	SN74AHC123AMDREP	AHC123A-EP	


- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each multivibrator)


	INPUTS	OUTPUTS			
CLR	Ā	В	Q	Q	
L	Х	Х	L	Н	
X	Н	X	L ⁽¹⁾	H ⁽¹⁾	
X	Χ	L	L ⁽¹⁾	H ⁽¹⁾	
Н	L	1	Л	Т	
Н	\downarrow	Н	Л	П	
1	L	Н	Л	П	

(1) These outputs are based on the assumption that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the setup.

LOGIC DIAGRAM, EACH MULTIVIBRATOR (POSITIVE LOGIC)



INPUT/OUTPUT TIMING DIAGRAM



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range ⁽²⁾		-0.5	7	V
VI	Input voltage range (3)	nput voltage range (3)			
Vo	Output voltage range in high or low sta	Output voltage range in high or low state ⁽²⁾			
Vo	Output voltage range in power-off state	e ⁽²⁾	-0.5	7	V
I _{IK}	Input clamp current	V _I < 0 V		-20	mA
I _{OK}	Output clamp current	V _O < 0 V or V _O < V _{CC}		±20	mA
Io	Continuous output current	$V_O = 0 \text{ V to } V_{CC}$		±25	mA
	Continuous current through V _{CC} or GN	ID		±50	mA
θ_{JA}	Package thermal impedance (4)			73	°C/W
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ Voltage values are with respect to the network ground terminal.

⁽³⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

SCLS703A-JULY 2006-REVISED MARCH 2007



Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
V_{IH}	High-level input voltage	V _{CC} = 3 V	2.1		V
		V _{CC} = 5.5 V	3.85		
		V _{CC} = 2 V		0.5	
V_{IL}	Low-level input voltage	V _{CC} = 3 V		0.9	V
		V _{CC} = 5.5 V		1.65	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V_{CC}	V
		V _{CC} = 2 V		-50	μΑ
I_{OH}	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	
		$V_{CC} = 5 V \pm 0.5 V$		-8	mA
		V _{CC} = 2 V		50	μΑ
I_{OL}	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	A
		$V_{CC} = 5 V \pm 0.5 V$		8	mA
В	External timing registeres	V _{CC} = 2 V	5		kΩ
R _{ext}	External timing resistance	V _{CC} > 3 V	1		K12
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		1		ms/V
T _A	Operating free-air temperature		-55	125	°C

⁽¹⁾ Unused R_{ext}/C_{ext} terminals should be left unconnected. All remaining unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V	T,	₄ = 25°C		MIN MAX	LINUT		
		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	IVIIN	WAX	UNIT	
			2 V	1.9	2		1.9			
		$I_{OH} = -50 \mu A$	3 V	2.9	3		2.9			
V_{OH}			4.5 V	4.4	4.5		4.4		V	
		$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48			
		$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8			
			2 V			0.1		0.1		
	$I_{OL} = 50 \mu A$	3 V			0.1		0.1			
V_{OL}			4.5 V			0.1		0.1	V	
		I _{OL} = 4 mA	3 V			0.36		0.44		
		$I_{OL} = 8 \text{ mA}$	4.5 V			0.36		0.44		
	R _{ext} /C _{ext} ⁽¹⁾	$V_I = V_{CC}$ or GND	5.5 V			±0.25		±2.5	^	
I _I	A, B, and CLR	$V_I = V_{CC}$ or GND	0 V to 5.5 V			±0.1		±1 (2)	μΑ	
I _{CC}	Quiescent	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40	μΑ	
Active state (per circuit)		3			160	250		280		
		1 00	4.5 V		280	500		650	μΑ	
	(por oroun)	rext/ Cext - 0.5 VCC	5.5 V		360	750		975	75	
Ci		$V_I = V_{CC}$ or GND	5 V		1.9	10		10	pF	

⁽¹⁾ This test is performed with the terminal in the off-state condition.

⁽²⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.

SCLS703A-JULY 2006-REVISED MARCH 2007

Timing Requirements

over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

	PARAMETER		TEST CONDITIONS	T	$T_A = 25^{\circ}C$		MIN	MAX	UNIT
			TEST CONDITIONS	MIN	TYP	MAX	IVIIIN	WAA	ONII
_	Dulas duration	CLR		5			5		20
ı _w	Pulse duration	A or B trigger		5			5		ns
	t Dules retirement time		$R_{ext} = 1 \text{ k}\Omega, C_{ext} = 100 \text{ pF}$	(1)	76		(1)		ns
r _{rr}	Pulse retirgger time		$R_{ext} = 1 \text{ k}\Omega, C_{ext} = 0.01 \mu\text{F}$	(1)	1.8		(1)		μs

⁽¹⁾ See retriggering data in the application information section.

Timing Requirements

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

	DADAMETER		TEST CONDITIONS	TA	T _A = 25°C			MAX	UNIT
PARAMETER		ER	TEST CONDITIONS	MIN	TYP	MAX	MIN	WAA	UNII
	Dulas duration	CLR		5			5		20
ı _w	Pulse duration	A or B trigger		5			5		ns
t Dules retireges time		$R_{\text{ext}} = 1 \text{ k}\Omega, C_{\text{ext}} = 100 \text{ pF}$	(1)	59		(1)		ns	
L _{rr}	Pulse retirgger time		$R_{\text{ext}} = 1 \text{ k}\Omega, C_{\text{ext}} = 0.01 \mu\text{F}$	(1)	1.5		(1)		μs

⁽¹⁾ See retriggering data in the application information section.


Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	TEST CONDITIONS	T _A	= 25°C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	IVIIIN	IVIAA	UNII
t _{PLH}	Ā or B	0 01 0	C - 15 5 E		9.5 ⁽¹⁾	20.6(1)	1 ⁽¹⁾	24 ⁽¹⁾	20
t _{PHL}	AUID	QUQ	Q or \overline{Q} $C_L = 15 \text{ pF}$		0.2(1)	20.6(1)	1 ⁽¹⁾	24 ⁽¹⁾	ns
t _{PLH}	CLR	Q or Q	C _L = 15 pF		7.5 ⁽¹⁾	15.8 ⁽¹⁾	1 ⁽¹⁾	18.5 ⁽¹⁾	ns
t _{PHL}	CLK	Q 01 Q	O _L = 13 pr		9.3 ⁽¹⁾	15.8 ⁽¹⁾	1 ⁽¹⁾	18.5 ⁽¹⁾	10
t _{PLH}	CLR trigger	Q or $\overline{\mathbb{Q}}$	C _L = 15 pF		10 ⁽¹⁾	22.4(1)	1 ⁽¹⁾	26 ⁽¹⁾	ns
t _{PHL}	CLN trigger	Q 01 Q	O _L = 13 pr	1	0.6 ⁽¹⁾	22.4(1)	1 ⁽¹⁾	26 ⁽¹⁾	10
t _{PLH}	Ā or B	Q or $\overline{\mathbb{Q}}$	C _L = 50 pF		10.5	24.1	1	27.5	ns
t _{PHL}	AUB	Q 01 Q	O _L = 30 pr		11.8	24.1	1	27.5	110
t _{PLH}	CLR	Q or \overline{Q} $C_1 = 50 \text{ pF}$	C _L = 50 pF		8.9	19.3	1	22	ns
t _{PHL}	CLIX	Q 01 Q	Q 01 Q		10.5	19.3	1	22	115
t _{PLH}	CLR trigger	Q or $\overline{\mathbb{Q}}$	C _L = 50 pF		11	25.9	1	29.5	ns
t _{PHL}	CLIV trigger	Q 01 Q	OL = 30 pr		12.3	25.9	1	29.5	115
			C_L = 50 pF, C_{ext} = 28 μ F, R_{ext} = 2 k Ω		182	240		300	ns
t _w (2)		Q or $\overline{\mathbb{Q}}$	C_L = 50 pF, C_{ext} = 0.01 μ F, R_{ext} = 10 k Ω	90	100	110	90	110	μs
			C_L = 50 pF, C_{ext} = 0.1 μ F, R_{ext} = 10 $k\Omega$	0.9	1	1.1	0.9	1.1	ms
$\Delta t_w^{(3)}$					±1%				

⁽¹⁾ On products compliant to MIL_PRF-38535, this parameter is not production tested.

 ⁽²⁾ t_w = Pulse duration at Q and Q outputs
 (3) Δt_w = Output pulse-duration variation (Q and Q) between circuits in same package





Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	TEST CONDITIONS	T,	չ = 25°0	;	MIN	MAY	LINUT
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	IVIIIN	MAX	UNIT
t _{PLH}	Ā or B	Q or $\overline{\mathbb{Q}}$	C _L = 15 pF		6.5 ⁽¹⁾	12 ⁽¹⁾	1 (1)	14 ⁽¹⁾	ns
t _{PHL}	AUID	QUIQ	C _L = 15 μr		7.1 (1)	12 ⁽¹⁾	1 (1)	14 ⁽¹⁾	115
t _{PLH}	CLR	Q or $\overline{\mathbb{Q}}$	C _L = 15 pF		5.3 ⁽¹⁾	9.4 ⁽¹⁾	1 ⁽¹⁾	11 ⁽¹⁾	ns
t _{PHL}	CLK	QuiQ	OL = 13 pr		6.5 ⁽¹⁾	9.4(1)	1 ⁽¹⁾	11 ⁽¹⁾	10
t _{PLH}	CLR trigger	Q or $\overline{\mathbb{Q}}$	C _L = 15 pF		6.9 ⁽¹⁾	12.9 ⁽¹⁾	1 ⁽¹⁾	15 ⁽¹⁾	no
t _{PHL}	CLK trigger	QUIQ	CL = 15 pr		7.4(1)	12.9 ⁽¹⁾	1 (1)	15 ⁽¹⁾	ns
t _{PLH}	Ā or B	Q or $\overline{\mathbb{Q}}$	C _ 50 %E		7.3	14	1	16	20
t _{PHL}	AUID	QUIQ	$C_L = 50 pF$		8.3	14	1	16	ns
t _{PLH}	<u>CLR</u>	Q or $\overline{\mathbb{Q}}$	0.07 0 50.75		6.3	11.4	1	13	ns
t _{PHL}	CLK	QUIQ	$C_L = 50 \text{ pF}$		7.4	11.4	1	13	
t _{PLH}	CLR trigger	Q or $\overline{\mathbb{Q}}$	C _L = 50 pF		7.6	14.9	1	17	20
t _{PHL}	CLK trigger	QUIQ	C _L = 50 pr		8.7	14.9	1	17	ns
			C_L = 50 pF, C_{ext} = 28 μ F, R_{ext} = 2 k Ω		167	200		240	ns
t _w (2)	t _w ⁽²⁾ Q or $\overline{\mathbb{Q}}$		C_L = 50 pF, C_{ext} = 0.01 μ F, R_{ext} = 10 k Ω	90	100	110	90	110	μs
			C_L = 50 pF, C_{ext} = 0.1 μ F, R_{ext} = 10 k Ω	0.9	1	1.1	0.9	1.1	ms
$\Delta t_w^{(3)}$					±1%				

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.


Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_{A} = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	No load	29	pF

 ⁽²⁾ t_w = Pulse duration at Q and Q outputs
 (3) Δt_w = Output pulse-duration variation (Q and Q) between circuits in same package

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: $Z_{\Omega} = 50 \Omega$, $t_r = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- C. The outputs are measured one at a time, with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



APPLICATION INFORMATION

Caution in Use

To prevent malfunctions due to noise, connect a high-frequency capacitor between V_{CC} and GND, and keep the wiring between the external components and C_{ext} and R_{ext}/C_{ext} terminals as short as possible.

Powerdown Considerations

Large values of C_{ext} can cause problems when powering down the SN74AHC123A devices because of the amount of energy stored in the capacitor. When a system containing this device is powered down, the capacitor can discharge from V_{CC} through the protection diodes at pin 2 or pin 14. Current through the input protection diodes must be limited to 30 mA; therefore, the turn-off time of the V_{CC} power supply must not be faster than $t = V_{CC} \times C_{ext}/30$ mA. For example, if $V_{CC} = 5$ V and $C_{ext} = 15$ pF, the V_{CC} supply must turn off no faster than $t = (5 \text{ V}) \times (15 \text{ pF})/30$ mA = 2.5 ns. Usually, this is not a problem because power supplies are heavily filtered and cannot discharge at this rate. When a more rapid decrease of V_{CC} to zero occurs, the SN74AHC123A can sustain damage. To avoid this possibility, use external clamping diodes.

Output Pulse Duration

The output pulse duration (t_w) is determined primarily by the values of the external capacitance (C_T) and timing resistance (R_T) . The timing components are connected as shown in Figure 2.




Figure 2. Timing-Component Connections

The pulse duration is given by:

$$t_{w} = K \times R_{T} \times C_{T} \tag{1}$$

if C_T is ≥ 1000 pF, K = 1 or

if C_T is < 1000 pF, K can be determined from Figure 9

where:

t_w = pulse duration in ns

 R_T = external timing resistance in $k\Omega$

C_T = external capacitance in pF

K = multiplier factor

Equation 1 and Figure 3 can be used to determine values for pulse duration, external resistance, and external capacitance.

APPLICATION INFORMATION (continued)

Retriggering Data

NOTE: Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

The minimum input retriggering time (t_{MIR}) is the minimum time required after the initial signal before retriggering the input. After t_{MIR} , the device retriggers the output. Experimentally, it also can be shown that to retrigger the output pulse, the two adjacent input signals should be t_{MIR} apart, where $t_{MIR} = 0.3 \times t_{w}$. The retrigger pulse duration is calculated as shown in Figure 3.





Figure 3. Retrigger Pulse Duration

The minimum value from the end of the input pulse to the beginning of the retriggered output should be approximately 15 ns to ensure a retriggered output (see Figure 4).



 t_{MRT} = Minimum Time Between the End of the Second Input Pulse and the Beginning of the Retriggered Output t_{MRT} = 15 ns

Figure 4. Input/Output Requirements



APPLICATION INFORMATION (continued)

NOTE: Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.




Figure 5. Output Pulse Duration vs External Timing Capacitance





Figure 6. Variations in Output Pulse Duration vs Temperature

APPLICATION INFORMATION (continued)

NOTE: Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



EXTERNAL CAPACITANCE VALUE




Figure 9.

OUTPUT PULSE-DURATION CONSTANT vs SUPPLY VOLTAGE




Figure 8.

DISTRIBUTION OF UNITS vs




Figure 10.





i.com 18-Sep-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74AHC123AMDREP	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC123AMDREPG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/06665-01XE	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHC123A-EP:

Catalog: SN74AHC123A

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product




TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN	74AHC123AMDREP	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC123AMDREP	SOIC	D	16	2500	333.2	345.9	28.6

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products Applications

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers DI P® Products Consumer Electronics www.dlp.com www.ti.com/consumer-apps

DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface Medical www.ti.com/medical interface.ti.com Logic logic.ti.com Security www.ti.com/security

Power Mgmt <u>power.ti.com</u> Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>