



## HALF-DUPLEX RS-485 TRANSCEIVER

## **FEATURES**

- Bus-Pin ESD Protection Up to 15 kV
- 1/2 Unit Load-Up to 64 Nodes on a Bus
- Bus-Open-Failsafe Receiver
- Glitch-Free Power-Up/Down Bus Inputs and Outputs
- Available in Small MSOP-8 Package
- Meets or Exceeds the Requirements of the TIA/EIA-485A Standard
- Industry-Standard SN75176 Footprint

## **APPLICATIONS**

- Motor Control
- Power Inverters
- Industrial Automation
- Building Automation Networks
- Industrial Process Control
- Battery-Powered Applications
- Telecommunications Equipment

### DESCRIPTION

The SN65HVD485E is a half-duplex transceiver designed for RS-485 data bus networks. Powered by a 5V supply, it is fully compliant with the TIA/EIA-485A standard. This device is suitable for data transmission up to 10Mbps over long twisted-pair cables and is designed to operate with very low supply current, typically less than 2mA, exclusive of the load. When in the inactive shutdown mode, the supply current drops below 1mA.

The wide common-mode range and high ESD protection levels of this device make it suitable for demanding applications such as, electrical inverters, status/command signals across telecom racks, chassis interconnects. and automation networks where noise tolerance is essential. The SN65HVD485E matches industry-standard footprint of the SN75176. Power-on reset circuits keep the outputs in a high-impedence state until the supply voltage has stabilized. A thermal shutdown function protects the device from damage due to system fault conditions. The SN65HVD485E is characterized for operation from -40°C to 85°C air temperature.

| IMPROVED REPLACE | CEMENT FOR: |                                                                                                                                                                  |
|------------------|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PART NUMBER      | REPLACE W   | ITH                                                                                                                                                              |
| ADM485           | HVD485E:    | Better ESD protection (±15 kV vs unspecified) Faster signaling rate (10 Mbps vs 5 Mbps) More nodes on a bus (64 vs. 32) Wider power supply tolerance (10% vs 5%) |
| SP485E           | HVD485E:    | More nodes on a bus (64 vs. 32)<br>Wider power supply tolerance (10% vs. 5%)                                                                                     |
| LMS485E          | HVD485E:    | Higher signaling rate (10 Mbps vs 2.5 Mbps)<br>More nodes on a bus (64 vs 32)<br>Wider power supply tolerance (10% vs 5%)                                        |
| DS485            | HVD485E:    | Higher signaling rate (10 Mbps vs 2.5 Mbps) Better ESD (±15 kV vs ±2 kV) More nodes on a bus (64 vs 32) Wider power supply tolerance (10% vs 5%)                 |
| LTC485           | HVD485E:    | Better ESD (±15 kV vs ±2 kV)<br>Wider power supply tolerance (10% vs 5%)                                                                                         |
| MAX485E          | HVD485E:    | Higher signaling rate (10 Mbps vs 2.5 Mbps)<br>More nodes on a bus (64 vs 32)<br>Wider power supply tolerance (10% vs 5%)                                        |
| ST485E           | HVD485E:    | Higher signaling rate (10 Mbps vs 5 Mbps) Wider power supply tolerance (10% vs 5%)                                                                               |
| ISL8485E         | HVD485:     | More nodes on a bus (64 vs 32) Faster signaling rate (10 Mbps vs 5 Mbps)                                                                                         |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **ORDERING INFORMATION**

| _             |                                    | PACKAGE TYPE                    |                                 |
|---------------|------------------------------------|---------------------------------|---------------------------------|
| ¹A            | P                                  | D <sup>(1)</sup>                | DGK <sup>(2)</sup>              |
| -40°C to 85°C | SN65HVD485EP<br>Marked as 65HVD485 | SN65HVD485ED<br>Marked as VP485 | SN65HVD485EDGK<br>Marked as NWJ |

- (1) The D package is available taped and reeled. Add an R suffix to the device type (i.e., SN65HVD485EDR).
- (2) The DGK package is available taped and reeled. Add an R suffix to the device type (i.e., SN65HVD485EDGKR).

### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)(2)

|          |                                                                             | VALUE                              | UNIT |
|----------|-----------------------------------------------------------------------------|------------------------------------|------|
| $V_{CC}$ | Supply voltage range,                                                       | -0.5 to 7                          | V    |
|          | Voltage range at A or B                                                     | -9 to 14                           | V    |
|          | Voltage range at any logic pin                                              | -0.3 to V <sub>CC</sub> + 0.3      | V    |
|          | Receiver output current                                                     | -24 to 24                          | mA   |
|          | Voltage input range, transient pulse, A and B, through 100Ω (see Figure 13) | –50 V to 50                        | V    |
|          | Storage temperature range                                                   | -65 to 130                         | °C   |
| $T_{J}$  | Junction temperature                                                        | 170                                | °C   |
|          | Continuous total power dissipation                                          | Refer to Package Dissipation Table |      |

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

### PACKAGE DISSIPATION RATINGS

| PACKAGE <sup>(1)</sup> | JEDEC BOARD<br>MODEL  | T <sub>A</sub> < 25°C<br>POWER RATING | DERATING FACTOR <sup>(2)</sup><br>ABOVE T <sub>A</sub> = 25°C | T <sub>A</sub> = 70°C<br>POWER RATING | T <sub>A</sub> = 85°C<br>POWER RATING |
|------------------------|-----------------------|---------------------------------------|---------------------------------------------------------------|---------------------------------------|---------------------------------------|
| D                      | Low k <sup>(3)</sup>  | 507 mW                                | 4.82 mW/°C                                                    | 289 mW                                | 217 mW                                |
| D                      | High k <sup>(3)</sup> | 824 mW                                | 7.85 mW/°C                                                    | 471 mW                                | 353 mW                                |
| Р                      | Low k <sup>(3)</sup>  | 686 mW                                | 6.53 mW/°C                                                    | 392 mW                                | 294 mW                                |
| DCK                    | Low k <sup>(3)</sup>  | 394 mW                                | 3.76 mW/°C                                                    | 255 mW                                | 169 mW                                |
| DGK                    | High k <sup>(4)</sup> | 583 mW                                | 5.55 mW/°C                                                    | 333 mW                                | 250 mW                                |

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

<sup>(2)</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

<sup>(3)</sup> In accordance with the low-k thermal metric definitions of EIA/JESD51-3.

<sup>(4)</sup> In accordance with the high-k thermal metric definitions of EIA/JESDS1-7.



# RECOMMENDED OPERATING CONDITIONS(1)

|                   |                    |                                              | MIN | TYP            | MAX      | UNIT |
|-------------------|--------------------|----------------------------------------------|-----|----------------|----------|------|
| $V_{CC}$          | Supply voltage     |                                              | 4.5 |                | 5.5      | V    |
| $V_{I}$           | Input voltage at a | any bus terminal (separately or common mode) | -7  |                | 12       | V    |
| $V_{IH}$          | High-level input   | voltage (D, DE, or RE inputs)                | 2   |                | $V_{CC}$ | V    |
| $V_{IL}$          | Low-level input v  | voltage (D, DE, or RE inputs)                | 0   |                | 0.8      | V    |
| $V_{ID}$          | Differential input | voltage                                      | -12 |                | 12       | V    |
|                   | Output summed      | Driver                                       | -60 | 12 12<br>60 60 | A        |      |
| IO                | Output current     | Receiver                                     | -8  |                | 8        | mA   |
| $R_L$             | Differential load  | resistance                                   | 54  | 60             |          | Ω    |
| 1/t <sub>UI</sub> | Signaling rate     |                                              | 0   |                | 10       | Mbps |
| $T_A$             | Operating free-a   | ir temperature                               | -40 |                | 85       | °C   |
| $T_{J}$           | Junction tempera   | ature (2)                                    | -40 |                | 130      | °C   |

<sup>(1)</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this data sheet.

### **SUPPLY CURRENT**

over recommended operating conditions (unless otherwise noted)

| PARAMETER       |                              | TEST C                              | ONDITIONS                          | MIN | TYP <sup>(1)</sup> | MAX | UNIT |
|-----------------|------------------------------|-------------------------------------|------------------------------------|-----|--------------------|-----|------|
|                 | Driver and receiver enabled  | D at V <sub>CC</sub> or open or 0V, | DE at $V_{CC}$ , RE at 0V, No load |     |                    | 2   | mA   |
| I <sub>CC</sub> | Driver and receiver disabled | D at V <sub>CC</sub> or open,       | DE at 0V, RE at V <sub>CC</sub>    |     |                    | 1   | mA   |

<sup>(1)</sup> All typical values are at 25°C and with a 5-V supply.

## **ELECTROSTATIC DISCHARGE PROTECTION**

| PARAMETER                | TEST CONDITIONS       | MIN TYP <sup>(1)</sup> | MAX | UNIT |
|--------------------------|-----------------------|------------------------|-----|------|
| Human body model         | Bus terminals and GND | ±15                    |     | kV   |
| Human body model (2)     | All pins              | ±4                     |     | kV   |
| Charged-device-model (3) | All pins              | ±1                     |     | kV   |

<sup>(1)</sup> All typical values at 25°C

<sup>(2)</sup> See thermal characteristics table for information on maintenance of this specification for the DGK package.

 <sup>(2)</sup> Tested in accordance with JEDEC Standard 22, Test Method A114-A.
 (3) Tested in accordance with JEDEC Standard 22, Test Method C101.



## **DRIVER ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

|                     | PARAMETER                                          | TEST CONDITIONS                                                        | MIN  | TYP <sup>(1)</sup> | MAX | UNIT |
|---------------------|----------------------------------------------------|------------------------------------------------------------------------|------|--------------------|-----|------|
|                     |                                                    | I <sub>O</sub> = 0, No load                                            | 3    | 4.3                |     |      |
| $ V_{OD} $          | Differential output voltage                        | R <sub>L</sub> = 54 W, See Figure 1                                    | 1.5  | 2.3                |     | V    |
|                     |                                                    | V <sub>TEST</sub> = -7 V to 12 V, See Figure 2                         | 1.5  |                    |     |      |
| $\Delta  V_{OD} $   | Change in magnitude of differential output voltage | See Figure 1 and Figure 2                                              | -0.2 | 0                  | 0.2 | V    |
| V <sub>OC(SS)</sub> | Steady-state common-mode output voltage            | See Figure 3                                                           | 1    | 2.6                | 3   | V    |
| $\Delta V_{OC(SS)}$ | Change in steady-state common-mode output voltage  |                                                                        | -0.1 | 0                  | 0.1 | V    |
| V <sub>OC(PP)</sub> | Common-mode output voltage                         | See Figure 3                                                           |      | 500                |     | mV   |
| I <sub>OZ</sub>     | High-impedance output current                      | See receiver input currents                                            |      |                    |     | μΑ   |
| I <sub>I</sub>      | Input current                                      | D, DE                                                                  | -100 |                    | 100 | μΑ   |
| Ios                 | Short-circuit output current                       | $-7 \text{ V} \le \text{V}_{\text{O}} \le 12 \text{ V}$ , See Figure 7 | -250 |                    | 250 | mA   |

<sup>(1)</sup> All typical values are at 25°C and with a 5-V supply.

## **DRIVER SWITCHING CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

|                        | PARAMETER                                                      | TEST CONDITIONS                                           | MIN | TYP MAX | UNIT    |
|------------------------|----------------------------------------------------------------|-----------------------------------------------------------|-----|---------|---------|
| t <sub>PLH</sub>       | Propagation delay time, low-to-high-level output               |                                                           |     | 30      | )       |
| t <sub>PHL</sub>       | Propagation delay time, high-to-low-level output               |                                                           |     | 30      | )       |
| t <sub>r</sub>         | Differential output signal rise time                           | $R_L = 54 \Omega$ , $C_L = 50 pF$ , See Figure 4          |     | 5 ns    |         |
| t <sub>f</sub>         | Differential output signal fall time                           |                                                           |     | 5       |         |
| t <sub>sk(p)</sub>     | Pulse skew (  t <sub>PHL</sub> - t <sub>PLH</sub>   )          |                                                           |     | ;       | 5       |
| t <sub>PZH</sub>       | Propagation delay time,<br>high-impedance-to-high-level output | $R_1 = 110 \Omega$ , $\overline{RE}$ at 0 V, See Figure 5 |     | 150     |         |
| t <sub>PHZ</sub>       | Propagation delay time,<br>high-level-to-high-impedance output | R <sub>L</sub> = 110 \(\Omega\), RE at 0 V, See Figure 5  |     | 100     | ns<br>) |
| t <sub>PZL</sub>       | Propagation delay time, high-impedance-to-low-level output     | D 440 0 DE + 0 V Coo Figure 0                             |     | 150     |         |
| t <sub>PLZ</sub>       | Propagation delay time, low-level-to-high-impedance output     | $R_L$ = 110 Ω, RE at 0 V See Figure 6                     |     | 100     | ns<br>) |
| t <sub>PZH(SHN)</sub>  | Propagation delay time, shutdown-to-high-level output          | $R_L = 110 \Omega$ , $\overline{RE}$ at VCC, See Figure 5 |     | 2600    | ) ns    |
| t <sub>PZL(SHDN)</sub> | Propagation delay time, shutdown-to-low-level output           | $R_L = 110 \Omega$ , $\overline{RE}$ at VCC, See Figure 6 |     | 2600    | ) ns    |



## RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

|                   | PARAMETER                                                 | TEST CONDITIONS                                                         | MIN  | TYP <sup>(1)</sup> | MAX | UNIT |
|-------------------|-----------------------------------------------------------|-------------------------------------------------------------------------|------|--------------------|-----|------|
| $V_{IT+}$         | Positive-going input threshold voltage                    | $I_O = -8 \text{ mA}$                                                   |      | -85                | -10 | mV   |
| $V_{IT-}$         | Negative-going input threshold voltage                    | I <sub>O</sub> = 8 mA                                                   | -200 | -115               |     | mV   |
| $V_{hys}$         | Hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> ) |                                                                         |      | 30                 |     | mV   |
| $V_{OH}$          | High-level output voltage                                 | $V_{ID}$ = 200 mV, $I_{OH}$ = -8 mA, See Figure 8                       | 4    | 4.6                |     | V    |
| $V_{OL}$          | Low-level output voltage                                  | $V_{ID} = -200 \text{ mV}, I_{OH} = 8 \text{ mA}, \text{ See Figure 8}$ |      | 0.15               | 0.4 | V    |
| $I_{OZ}$          | High-impedance-state output current                       | $V_O = 0$ to $V_{CC}$ , $\overline{RE} = V_{CC}$                        | -1   |                    | 1   | μΑ   |
|                   |                                                           | V <sub>IH</sub> = 12 V, V <sub>CC</sub> = 5 V                           |      |                    | 0.5 |      |
|                   | Due input current                                         | V <sub>IH</sub> = 12 V, V <sub>CC</sub> = 0                             |      |                    | 0.5 | A    |
| li I              | Bus input current                                         | $V_{IH} = -7 \text{ V}, V_{CC} = 5 \text{ V}$                           | -0.4 |                    |     | mA   |
|                   |                                                           | $V_{IH} = -7 \text{ V}, V_{CC} = 0$                                     | -0.4 |                    |     |      |
| I <sub>IH</sub>   | High-level input current (RE)                             | V <sub>IH</sub> = 2 V                                                   | -60  | -30                |     | μΑ   |
| $I_{\rm IL}$      | Low-level input current (RE)                              | V <sub>IL</sub> = 0.8 V                                                 | -60  | -30                |     | μΑ   |
| C <sub>diff</sub> | Differential input capacitance                            | $V_1 = 0.4 \sin (4E6\pi t) + 0.5 \text{ V}, \text{ DE at 0 V}$          |      | 7                  |     | pF   |

<sup>(1)</sup> All typical values are at 25°C and with a 5-V supply.

## RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

|                        | PARAMETER                                             | TEST CONDITIONS                                                                       | MIN | TYP | MAX  | UNIT |
|------------------------|-------------------------------------------------------|---------------------------------------------------------------------------------------|-----|-----|------|------|
| t <sub>PLH</sub>       | Propagation delay time, low-to-high-level output      |                                                                                       |     |     | 200  |      |
| t <sub>PHL</sub>       | Propagation delay time, high-to-low-level output      |                                                                                       |     |     | 200  | ns   |
| t <sub>sk(p)</sub>     | Pulse skew (  t <sub>PHL</sub> t <sub>PLH</sub>   )   | $V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$<br>$C_{I} = 15 \text{ pF, See Figure 9}$ |     | 6   |      |      |
| t <sub>r</sub>         | Output signal rise time                               |                                                                                       |     |     | 3    | no   |
| t <sub>f</sub>         | Output signal fall time                               |                                                                                       |     |     | 3    | ns   |
| t <sub>PZH</sub>       | Output enable time to high level                      |                                                                                       |     |     | 50   |      |
| t <sub>PZL</sub>       | Output enable time to low level                       | $C_L = 15 \text{ pF}, DE \text{ at } 3 \text{ V},$                                    |     |     | 50   | ns   |
| t <sub>PHZ</sub>       | Output enable time from high level                    | See Figure 10 and Figure 11                                                           |     |     | 50   | 115  |
| t <sub>PLZ</sub>       | Output enable time from low level                     |                                                                                       |     |     | 50   |      |
| t <sub>PZH(SHDN)</sub> | Propagation delay time, shutdown-to-high-level output | $C_L = 15 \text{ pF}, DE \text{ at } 0 \text{ V},$                                    |     |     | 3500 | no   |
| t <sub>PZL(SHDN)</sub> | Propagation delay time, shutdown-to-low-level output  | See Figure 12                                                                         |     |     | 3500 | ns   |



## PARAMETER MEASUREMENT INFORMATION

## NOTE:

Test load capacitance includes probe and jig capacitance (unless otherwise specified). Signal generator characteristics: rise and fall time <6 ns, pulse rate 100kHz, 50% duty cycle.  $Z_{\rm O}=50\Omega$  (unless otherwise specified).




Figure 1. Driver Test Circuit, V<sub>OD</sub> and V<sub>OC</sub> Without Common-Mode Loading




Figure 2. Driver Test Circuit, VoD With Common-Mode Loading




Figure 3. Driver Voc Test Circuit and Waveforms




Figure 4. Driver Switching Test Circuit and Waveforms



## PARAMETER MEASUREMENT INFORMATION (continued)




Figure 5. Driver Enable/Disable Test Circuit and Waveforms, High Output




Figure 6. Driver Enable/Disable Test Circuit and Waveforms, Low Output




Figure 7. Driver Short-Circuit Test




Figure 8. Receiver Parameter Definitions




Figure 9. Receiver Switching Test Circuit and Waveforms



## PARAMETER MEASUREMENT INFORMATION (continued)




Figure 10. Receiver Enable/Disable Test Circuit and Waveforms, Data Output High




Figure 11. Receiver Enable/Disable Test Circuit and Waveforms, Data Output Low




Figure 12. Receiver Enable From Shutdown Test Circuit and Waveforms



## PARAMETER MEASUREMENT INFORMATION (continued)






Figure 13. Test Circuit and Waveforms, Transient Over-Voltage Test

## **DEVICE INFORMATION**

## LOGIC DIAGRAM (POSITIVE LOGIC)

## **PIN ASSIGNMENTS**






## **FUNCTION TABLE**(1)

|       | DRIVER |     |      | RECEIVER                           |        |        |  |
|-------|--------|-----|------|------------------------------------|--------|--------|--|
| INPUT | ENABLE | OUT | PUTS | DIFFERENTIAL INPUTS                | ENABLE | OUTPUT |  |
| D     | DE     | Α   | В    | $V_{ID} = V_A - V_B$               | RE     | R      |  |
| Н     | Н      | Н   | L    | V <sub>ID</sub> ≤– 0.2 V           | L      | L      |  |
| L     | Н      | L   | Н    | -0.2 V < V <sub>ID</sub> < -0.01 V | L      | ?      |  |
| Х     | L      | Z   | Z    | -0.01 V ≤ V <sub>ID</sub>          | L      | Н      |  |
| Open  | Н      | Н   | L    | X                                  | Н      | Z      |  |
| Х     | Open   | Z   | Z    | Open circuit                       | L      | Н      |  |
|       |        | •   |      | X                                  | Open   | Z      |  |

<sup>(1)</sup> H= high level; L = low level; Z = high impedance; X = irrelevant; ? = indeterminate



## **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**




## THERMAL CHARACTERISTICS

| DGK P              | ACKAGE                                                |                                                                                                           |     |     |     |      |
|--------------------|-------------------------------------------------------|-----------------------------------------------------------------------------------------------------------|-----|-----|-----|------|
|                    | PARAMETER                                             |                                                                                                           | MIN | TYP | MAX | UNIT |
| $\theta_{JA}$      | Junction-to-ambient thermal resistance <sup>(1)</sup> | Low-k <sup>(2)</sup> board, no air flow                                                                   |     | 266 |     | °C/W |
|                    |                                                       | High-k <sup>(3)</sup> board, no air flow                                                                  |     | 180 |     |      |
| $\theta_{JB}$      | Junction-to-board thermal resistance                  | High-k <sup>(3)</sup> board, no air flow                                                                  |     | 108 |     | °C/W |
| $\theta_{JC}$      | Junction-to-case thermal resistance                   |                                                                                                           |     | 66  |     |      |
| P <sub>(AVG)</sub> | Average power dissipation                             | $R_L$ = 54 $\Omega$ , Input to D is a 10 Mbps 50% duty cycle square wave $V_{CC}$ at 5.5 V, $T_J$ = 130°C |     |     | 219 | mW   |
| T <sub>A</sub>     | Ambient air temperature                               | JEDEC High K board model                                                                                  | -40 |     | 93  | °C   |
|                    |                                                       | JEDEC Low K board model                                                                                   | -40 |     | 75  | °C   |
| T <sub>SD</sub>    | Thermal shut-down junction temperature                |                                                                                                           |     | 165 |     | °C   |

- (1) See TI application note SZZA003, Package Thermal Characterization Methodologies, for an explanation of this parameter.
- (2) JESD51-3 Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
- (3) JESD51-7 High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages



## **TYPICAL CHARACTERISTICS**



# DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs DIFFERENTIAL OUTPUT CURRENT





Figure 15.



### **APPLICATION INFORMATION**



NOTE: The line should be terminated at both ends with its characteristic impedance (R<sub>T</sub> = Z<sub>O</sub>). Stub lengths off the main line should be kept as short as possible.

Figure 16. Typical Application Circuit

### **POWER USAGE IN AN RS-485 TRANSCEIVER**

Power consumption is a concern in many applications. Power supply current is delivered to the bus load as well as to the transceiver circuitry. For a typical RS-485 bus configuration, the load that an active driver must drive consists of all of the receiving nodes, plus the termination resistors at each end of the bus.

The load presented by the receiving nodes depends on the input impedance of the receiver. The TIA/EIA-485-A standard defines a unit load as allowing up to 1mA. With up to 32 unit loads allowed on the bus, the total current supplied to all receivers can be as high as 32mA. The HVD485E is rated as a 1/2 unit load device, so up to 64 can be connected on a bus.

The current in the termination resistors depends on the differential bus voltage. The standard requires active drivers to produce at least 1.5V of differential signal. For a bus terminated with one standard 120- $\Omega$  resistor at each end, this sums to 25 mA differential output current whenever the bus is active. Typically the HVD485E can drive more than 25mA to a  $60\Omega$  load, resulting in a differential output voltage higher than the minimum required by the standard. (See Figure 15.)

Supply current increases with signaling rate primarily due to the totum pole outputs of the driver. When these outputs change state, there is a moment when both the high-side and low-side output transistors are conducting and this creates a short spike in the supply current. As the frequency of state changes increases, more power is used.



## **APPLICATION INFORMATION (continued)**

## THERMAL CHARACTERISTICS OF IC PACKAGES

 $\theta_{JA}$  (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power

 $\theta_{\text{JA}}$  is NOT a constant and is a strong function of

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 $\theta_{JA}$  can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures.  $\theta_{JA}$  is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives average in-use condition thermal performance and consists of a single trace layer 25 mm long and 2-oz thick copper. The high-k board gives best case in-use condition and consists of two 1-oz buried power planes with a single trace layer 25 mm long with 2-oz thick copper. A 4% to 50% difference in  $\theta_{JA}$  can be measured between these two test cards

 $\theta_{JC}$  (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 $\theta_{JC}$  is a useful thermal characteristic when a heatsink is applied to package. It is NOT a useful characteristic to predict junction temperature as it provides pessimistic numbers if the case temperature is measured in a non-standard system and junction temperatures are backed out. It can be used with  $\theta_{JB}$  in 1-dimensional thermal simulation of a package system.

 $\theta_{JB}$  (Junction-to-Board Thermal Resistance) is defined to be the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure.  $\theta_{JB}$  is only defined for the high-k test card.

 $\theta_{JB}$  provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system (see Figure 17).




Figure 17. Thermal Resistance





16-Aug-2012

### **PACKAGING INFORMATION**

| Orderable Device  | Status (1) | Package Type | Package<br>Drawing | Pins | Package Qty | Eco Plan <sup>(2)</sup>    | Lead/<br>Ball Finish | MSL Peak Temp <sup>(3)</sup> | Samples<br>(Requires Login) |
|-------------------|------------|--------------|--------------------|------|-------------|----------------------------|----------------------|------------------------------|-----------------------------|
| SN65HVD485ED      | ACTIVE     | SOIC         | D                  | 8    | 75          | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| SN65HVD485EDG4    | ACTIVE     | SOIC         | D                  | 8    | 75          | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| SN65HVD485EDGK    | ACTIVE     | VSSOP        | DGK                | 8    | 80          | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| SN65HVD485EDGKG4  | ACTIVE     | VSSOP        | DGK                | 8    | 80          | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| SN65HVD485EDGKR   | ACTIVE     | VSSOP        | DGK                | 8    | 2500        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| SN65HVD485EDGKRG4 | ACTIVE     | VSSOP        | DGK                | 8    | 2500        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| SN65HVD485EDR     | ACTIVE     | SOIC         | D                  | 8    | 2500        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| SN65HVD485EDRG4   | ACTIVE     | SOIC         | D                  | 8    | 2500        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM           |                             |
| SN65HVD485EP      | ACTIVE     | PDIP         | Р                  | 8    | 50          | Pb-Free (RoHS)             | CU NIPDAU            | N / A for Pkg Type           |                             |
| SN65HVD485EPE4    | ACTIVE     | PDIP         | Р                  | 8    | 50          | Pb-Free (RoHS)             | CU NIPDAU            | N / A for Pkg Type           |                             |

 $<sup>^{(1)}</sup>$  The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



## **PACKAGE OPTION ADDENDUM**

16-Aug-2012

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 16-Aug-2012

## TAPE AND REEL INFORMATION

## **REEL DIMENSIONS**



## **TAPE DIMENSIONS**



| A0 | Dimension designed to accommodate the component width     |
|----|-----------------------------------------------------------|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

## TAPE AND REEL INFORMATION

\*All dimensions are nominal

| Device          | Package<br>Type | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-----------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN65HVD485EDGKR | VSSOP           | DGK                | 8 | 2500 | 330.0                    | 12.4                     | 5.3        | 3.4        | 1.4        | 8.0        | 12.0      | Q1               |
| SN65HVD485EDR   | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |

www.ti.com 16-Aug-2012



### \*All dimensions are nominal

| Device          | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN65HVD485EDGKR | VSSOP        | DGK             | 8    | 2500 | 367.0       | 367.0      | 35.0        |
| SN65HVD485EDR   | SOIC         | D               | 8    | 2500 | 340.5       | 338.1      | 20.6        |

# P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

### Products Applications

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers DI P® Products Consumer Electronics www.dlp.com www.ti.com/consumer-apps

DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface Medical www.ti.com/medical interface.ti.com Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>