SN54LS446, SN54LS449, SN74LS446, SN74LS449 QUADRUPLE BUS TRANSCEIVERS WITH INDIVIDUAL DIRECTION CONTROLS

SDLS178 - OCTOBER 1980 - REVISED MARCH 1988

9 B4

- 3-State Outputs Drive Bus Lines Directly
- P-N-P Inputs Reduce DC Loading on Bus Line
- Hysteresis at Bus Inputs Improves Noise Margins
- Flow-Thru Data Pinout (B Bus Opposite A Bus)
- Choice of True ('LS449) and Inverting ('LS446)

description


These quadruple bus transceivers are designed for data transmission from individual lines of the A bus to individual lines of the B bus or the reverse, depending on the logic levels at the direction-control pins DIR1 through DIR4. These direction controls (one for each channel) allow maximum flexibility in timing. The enable inputs $\overline{G}BA$ and $\overline{G}AB$ can be used to disable the A or B outputs respectively, or to disable both buses for effective isolation.

The SN54LS446 and SN54LS449 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS446 and SN74LS449 are characterized for operation from 0° C to 70° C.

SN54LS446, SN54LS449 . . . J PACKAGE SN74LS446, SN74LS449 . . . D OR N PACKAGE (TOP VIEW)

GBA 1 U16 VCC A1 🗌 2 15 GAB DIR2 3 14 B1 A2[]4 13 DIR1 A3 5 12 B2 DIR3 6 11 B3 A4 7 10 DIR4 GND 8

SN54LS446, SN54LS449 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE

ENABLE		DIRECTION	OPERATION	OPERATION		
ĞВА	ĞAB	DIR	'LS446	'LS449		
Н	н	X	Isolation	Isolation		
X	L	Н	A data to B Bus	A data to B Bus		
L	×	L	B data to A Bus	B data to A Bus		
Х	н	Н	Isolation	Isolation		
Н	×	L	Isolation	Isolation		

H = high level, L = low level, X = irrelevant


absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	 7 V
Input voltage	 7 V
Off-state output voltage	 5 V
Operating free-air temperature range: SN54LS'	 5°C
SN74LS'	 o°c
Storage temperature range	 0°C


NOTE 1: Voltage values are with respect to the network ground terminal.





logic symbols†



logic diagrams (positive logic)








 $^{^\}dagger$ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

schematics of inputs and outputs





SDLS178 - OCTOBER 1980 - REVISED MARCH 1988

recommended operating conditions

PARAMETER	SN54LS446 SN74LS446 SN54LS449 SN74LS449							
	MIN	NOM	MAX	MIN	NOM	MAX	1	
Supply voltage, V _{CC} (see Note 1)	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH			-12	1		-15	mA	
Low-level output current, IOL			12			24	mA	
Operating free-air temperature, TA	-55		125	0		70	°c	

NOTE 1: Voltage values are with respect to network ground terminal

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		1	154LS44 154LS44		S	UNIT			
					MIN TYP# MAX		MIN TYP‡ MAX			1	
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.6			0.7	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -18 mA			-1.5			-1.5	V
	Hysteresis ($V_{T+} - V_{T-}$),	A or B input	VCC = MIN		0.1	0.4		0.2	0.4		V
Vон	High-level output voltage		V _{CC} = MIN, V _{IH} = 2 V,	I _{OH} = -3 mA	2.4	3.4		2.4	3.4		v
			VIL = VIL max	I _{OH} = MAX	2			2			
Vot Low-level output voltage	Low-level output voltage		V _{CC} = MIN, V _{IH} = 2 V,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	v
			VIL = VIL max	IOL = 24 mA					0.35	0.5	
lozh	Off-state output current,		V _{CC} = MAX,	\overline{G} at 2 V,		-					1
10ZH	high-level voltage applied		V _O = 2.7 V				20			20	μΑ
lozu	Off-state output current,		V _{CC} = MAX,	G at 2 V,	<u> </u>					-	
102L	low-level voltage applied		V _O = 0.4 V				- 0.4			- 0.4	mA
l ₁	Input current at	A or B	1/ MAAY	V ₁ = 5.5 V			0.1			0.1	
'1	maximum input voltage	GAB or GBA	V _{CC} = MAX,	V ₁ = 7 V			0.1	†		0.1	mA
ЧН	High-level input current		VCC = MAX,	V ₁ = 2.7 V			20			20	μА
HL	Low-level input current		V _{CC} = MAX,	V ₁ = 0.4 V			-0.4			-0.4	mA
los	Short-circuit output curre	nt§	V _{CC} = MAX		-40		-225	-40	.,	-225	mA
	'LS446 Total supply current 'LS449			Outputs high		35	56		35	56	†
		'LS446		Outputs low		39	63	T	39	63	1
¹ cc			V _{CC} = MAX,	Outputs at Hi-Z		42	68		42	68	1 .
				Outputs high		42	68	<u> </u>	42	68	mΑ
		'LS449		Outputs low	Ī	47	75		47	75	1
				Outputs at Hi-Z		50	80		50	80	1

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

⁵ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

SN54LS446, SN54LS449, SN74LS446, SN74LS449 QUADRUPLE BUS TRANSCEIVERS WITH INDIVIDUAL DIRECTION CONTROLS

SDLS178 - OCTOBER 1980 - REVISED MARCH 1988

switching characteristics at VCC = 5 V, T_A = 25°C

	PARAMETER	1.	TO (OUTPUT)		'LS446			'LS449			
			10011017		MIN	TYP	MAX	MIN	TYP	MAX	TINU
^t PLH	Propagation delay time,	Α	В			8	13		10	15	
TLIT	low-to-high-level output	В	Α			8	13		10	15	ns
tou	Propagation delay time,	Α	В	CL = 45 pF,		7	12		11	17	-
†PHL	high-to-low-level output	В	Α	_		7	12		11	17	ns
tPZL	Output enable time to low level	ĞВА	Α	R _L = 667 Ω,		24	40		21	35	ns
		ĞAB	В			24	40		21	35	
	Output enable time to high level	ĞВА	A	See Note 2		15	25		18	30	
ΨΖН		ĞAB	В			15	25		18	30	ns
	Output disable time from low level	Ğва	Α	Cլ=5pF,		14	25		14	25	
ЧLZ		GAB	В			14	25		14	25	ns
tPHZ (Output disable time from high level	Ğва	A	$R_L = 667 \Omega$,		10	15		10	15	
		GAB	В	See Note 2		10	15		10	15	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated