#### SN54ABT16245, SN74ABT16245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS084B – D3712, JANUARY 1991 – REVISED DECEMBER 1992

<ul> <li>Members of the Texas Instruments Widebus™ Family</li> </ul>	SN54ABT16245 WD PACKAGE SN74ABT16245 DGG OR DL PACKAGE (TOP VIEW)				
<ul> <li>State-of-the-Art EPIC-IIB ™ BiCMOS Design Significantly Reduces Power Dissipation</li> </ul>			, ] 1 <u>0E</u>		
<ul> <li>Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17</li> </ul>	1B1 [ 1B2 [	2 47	] 1A1 ] 1A2		
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> <li>&lt; 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C</li> </ul>	GND [ 1B3 ]	4 45	] GND ] 1A3		
<ul> <li>Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise</li> </ul>	1B4 [ V <sub>CC</sub> [	6 43	] 1A4 ] V <sub>CC</sub>		
<ul> <li>Flow-Through Architecture Optimizes PCB Layout</li> </ul>	1B5 [ 1B6 [	8 41 9 40	] 1A5 ] 1A6		
<ul> <li>High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)</li> </ul>	GND [ 1B7 [	11 38	GND 1A7		
<ul> <li>Packaged in Plastic 300-mil Shrink Small-Outline and Thin Shrink</li> </ul>	1B8 L 2B1 [	13 36	] 1A8 ] 2A1		
Small-Outline Packages and 380-mil Fine-Pitch Ceramic Flat Packages Using	2B2 [ GND [ 2B3 [	15 34	] 2A2 ] GND ] 2A3		
25-mil Center-to-Center Spacings	2B3 L 2B4 [ V <sub>CC</sub> [	17 32	2A3 2A4 V <sub>CC</sub>		
description	2B5 [	19 30	2A5		
The 'ABT16245 is a 16-bit (dual-octal) noninverting 3-state transceiver designed for synchronous two-way communication between	2B6 GND 2B7	21 28	] 2A6 ] GND ] 2A7		
data buses. The control function implementation minimizes external timing requirements.	2B8 [ 2DIR [	23 26	2A8 2OE		

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data

d

transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16245 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16245 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT16245 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.


FUNCTION TABLE (each 8-bit section)							
INPUTS							
OE	DIR	OPERATION					
L	L	B data to A bus					
L	Н	A data to B bus Isolation					
Н	Х						

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.


## SN54ABT16245, SN74ABT16245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS084B - D3712, JANUARY 1991 - REVISED DECEMBER 1992


#### logic symbol<sup>†</sup>



logic diagram (positive logic)



To Seven Other Channels



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

To Seven Other Channels

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1) Voltage range applied to any output in the high state or power-off state, V <sub>O</sub> Current into any output in the low state, I <sub>O</sub> : SN54ABT16245 SN74ABT16245	0.5 V to 7 V 0.5 V to 5.5 V 
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air): DGG package	0.8 W
DL package	0.85 W
Storage temperature range	

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



### recommended operating conditions (see Note 2)

			SN54AE	3T16245	SN74ABT16245		UNIT
			MIN	MAX	MIN	MAX	
VCC	Supply voltage	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage	2		2		V	
VIL	/IL Low-level input voltage					0.8	V
VI	√I Input voltage				0	VCC	V
IOH High-level output current				-24		-32	mA
IOL	IOL Low-level output current					64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
ТА	A Operating free-air temperature				-40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			٦	T <sub>A</sub> = 25°0	0	SN54AE	3T16245	SN74ABT16245			
PARAMETER				MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK	V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V		
	$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -3 \text{ mA}$						2.5		2.5			
Maria	$V_{CC} = 5 V$ , $I_{OH} = -3 mA$			3			3		3		v	
VOH	$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -24 \text{ mA}$			2			2				v	
	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = - 32 m	hΑ	2‡					2			
Ve	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 48 mA				0.55		0.55			v	
VOL	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 64 mA				0.55‡				0.55	v	
1.	V <sub>CC</sub> = 5.5 V,		Control inputs			±1		±1		±1		
łĮ	$V_I = V_{CC} \text{ or } GND$		A or B ports			±100		±100		±100	μA	
IOZH <sup>§</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			10¶		10		10¶	μA		
IOZL <sup>§</sup>	$V_{CC} = 5.5 \text{ V}, \qquad  V_{O} = 0.5 \text{ V}$					−10¶		-10		−10¶	μA	
I <sub>off</sub>	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} \le 4.5 \text{ V}$				±100				±100	μA	
ICEX	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ	
IO#	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-	-50	-100	-180	-50	-180	-50	-180	mA	
	$V_{CC} = 5.5 V,$ I_O = 0,	A or B ports	Outputs high			2		2		2	mA	
Icc			Outputs low			32		32		32		
	$V_{I} = V_{CC}$ or GND		Outputs disabled			2		2		2	110 (	
∆ICC	$V_{CC} = 5.5 V,$ One input at 3.4 V, Other inputs at $V_{CC}$ or GND	Data insula	Outputs enabled			1		1.5		1		
		Data inputs	Outputs disabled			0.05		1		0.05	mA	
	Control inputs		S			1.5		1.5		1.5		
Ci	$V_{I}$ = 2.5 V or 0.5 V	Control inputs			3						pF	
C <sub>io</sub>	$V_{O} = 2.5 \text{ V or } 0.5 \text{ V}$ A or B ports			8.5						pF		

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ .

<sup>‡</sup> On products compliant to MIL-STD-883, Class B, this parameter does not apply.

 $\$  The parameters  $I_{OZH}$  and  $I_{OZL}$  include the input leakage current.

This data sheet limit may vary among suppliers.

<sup>#</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

I This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.




## SN54ABT16245, SN74ABT16245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS084B – D3712, JANUARY 1991 – REVISED DECEMBER 1992

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	L T		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT16245		SN74ABT16245		UNIT
		(001F01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
<sup>t</sup> PLH	A or B	or B B or A	1	2.2	3.4	0.5	4	1	3.9		
<sup>t</sup> PHL			1	2.1	3.8	0.5	4.6	1	4.5	ns	
<sup>t</sup> PZH	OE	B or A	1	3.1	4.4	0.8	5.5	1	5.4	ns	
<sup>t</sup> PZL			1	3	6.1	0.9	7.3	1	7.2	115	
<sup>t</sup> PHZ	OE	OE B or A	1.3	3.5	4.7	1.3	6.3	1.3	5.5		
<sup>t</sup> PLZ		UE	DOLA	1.4	3.2	4.7	1.4	5.3	1.4	5.2	ns





#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1995, Texas Instruments Incorporated