## OVERVIEW

The SM5170AV is a PLL synthesizer IC developed for application in pagers. It incorporates indepen-dently-controlled reference frequency and FIN input frequency dividers, and operates from a low-voltage

## FEATURES

- Supply voltages
- $\mathrm{V}_{\mathrm{DD} 1}=0.95$ to 1.2 V
(prescaler, counters)
- $\mathrm{V}_{\mathrm{DD} 2}=2.0$ to 3.3 V (charge pump)
- FIN input frequency
- $\mathrm{f}_{\mathrm{FIN}}=300 \mathrm{MHz}\left(\mathrm{V}_{\mathrm{DD} 1}=0.95 \mathrm{~V}\right)$
- $\mathrm{f}_{\mathrm{FIN}}=330 \mathrm{MHz}\left(\mathrm{V}_{\mathrm{DD} 1}=1.0 \mathrm{~V}\right)$
supply to realize low power dissipation. It features a charge pump that operates at 3 V , making possible a wide range of VCO designs.
- Reference frequency
- $\mathrm{f}_{\mathrm{XIN}}=25 \mathrm{MHz}\left(\mathrm{V}_{\mathrm{DD} 1}=0.95 \mathrm{~V}\right)$
- 20 to 262140 reference frequency divider ratio range (with $1 / 4$ prescaler built-in)
- 1056 to 131071 FIN input frequency divider ratio range
- -10 to $60^{\circ} \mathrm{C}$ operating temperature range
- 16-pin VSOP


## PINOUT

(Top view)


## ORDERING INFORMATION

| Device | Package |
| :---: | :---: |
| SM5170AV | 16 -pin VSOP |

## PACKAGE DIMENSIONS

Unit: mm
16-pin VSOP


## BLOCK DIAGRAM



## PIN DESCRIPTION

| Number | Name | I/O | Supply |  |
| :---: | :---: | :---: | :---: | :--- | :--- |
| 1 | XIN | I | 1 V | Reference frequency divider crystal oscillator connection pins. Alternatively, an external clock input can <br> be connected to XIN. The clock is output on XOUT. Feedback resistor built-in for AC-coupled inputs. |
| 2 | XOUT | 0 | 1 V | Phase comparator, charge pump and booster signal 3 V supply |
| 3 | VDD2 | - | 3 V | Phase |
| 4 | DB | 0 | 3 V | Booster signal output for faster locking |
| 5 | DO | 0 | 3 V | Phase comparator output pin. Built-in charge pump and tristate output means that this output can be <br> connected to a low-pass filter. The output polarity is preset for connection to a passive filter. |
| 6 | VSS | - | - | Ground pin |
| 7 | FIN | I | 1 V | FIN input frequency divider input pin. Feedback resistor built-in for AC-coupled inputs. |
| 8 | VDD1 | - | 1 V | Reference frequency and FIN input frequency prescaler and counter 1 V supply |
| 9 | NC | - | - | No connection |
| 10 | LD | 0 | 1 V | Unlock signal output pin. (Unlocked when LOW). The function of LD can be turned OFF using the LD <br> input control bit (LD should be tied LOW when not used). |
| 11 | CLK | I | 3 V | Control data clock input pin |
| 12 | DATA | I | 3 V | Control data input pin |
| 13 | LE | I | 3 V | Control data latch enable signal input pin |
| 14 | OPR | I | 3 V | Power-save control pin. Start when HIGH, standby mode when LOW. |
| 15 | NC | - | - | No connection |
| 16 | TEST | I | 1 V | Test pin. Pull-down resistor built-in. Leave open or connect to ground for normal operation. |

## SPECIFICATIONS

## Absolute Maximum Ratings

$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Condition | Rating | Unit |
| :--- | :---: | :--- | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\text {DD1 }}$ | VDD1 | -0.3 to 2.0 | V |
|  | $\mathrm{~V}_{\text {DD2 }}$ | VDD2 | -0.3 to 4.6 | V |
|  | $\mathrm{V}_{\text {IN1 }}$ | FIN, XIN, TEST | $\mathrm{V}_{S S}-0.3$ to $\mathrm{V}_{\text {DD1 }}+0.3$ | V |
|  | $\mathrm{~V}_{\text {IN2 }}$ | OPR, CLK, DATA, LE | $\mathrm{V}_{S S}-0.3$ to $\mathrm{V}_{\text {DD2 }}+0.3$ | V |
| Storage temperature range | $\mathrm{T}_{\text {Stg }}$ |  | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Power dissipation | $\mathrm{P}_{\mathrm{D}}$ |  | 150 | mW |

Recommended Operating Conditions
$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Condition | Rating | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{\text {DD1 }}$ | VDD1 | 0.95 to 1.2 | V |
|  | $\mathrm{~V}_{\text {DD2 }}$ | VDD2 | 2.0 to 3.3 | V |
|  | $\mathrm{T}_{\text {opr }}$ |  | -10 to 60 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics
$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 1}=0.95$ to $1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=2.0$ to $3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-10$ to $60^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition |  | Rating |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |
| VDD1 operating current consumption | $\mathrm{I}_{\text {D } 11}$ | Note 1. |  | - | 1.1 | 1.9 | mA |
| VDD2 operating current consumption | $\mathrm{I}_{\text {D2 }}$ | Note 2. |  | - | 0.003 | - |  |
| VDD1 standby current | $\mathrm{l}_{\mathrm{st1}}$ | Note 3. |  | - | 0.7 | - | $\mu \mathrm{A}$ |
| VDD2 standby current | $\mathrm{l}_{\mathrm{st} 2}$ | Note 4. |  | - | 0.01 | 10.0 |  |
| FIN maximum operating input frequency | $\mathrm{f}_{\max 1}$ | $300 \mathrm{mVp}-\mathrm{p}$ sine wave | $V_{\text {DD1 }}=0.95$ to 1.2 V | 300 | - | - | MHz |
|  |  |  | $V_{D D 1}=1.0$ to 1.2 V | 330 | - | - |  |
| XIN maximum operating input frequency | $\mathrm{f}_{\max 2}$ | $300 \mathrm{mVp}-\mathrm{p}$ sine wave (external input) |  | 25 | - | - | M Hz |
| FIN minimum operating input frequency | $\mathrm{f}_{\text {min } 1}$ | $300 \mathrm{mVp}-\mathrm{p}$ sine wave |  | - | - | 40 | M Hz |
| XIN minimum operating input frequency | $\mathrm{f}_{\text {min2 }}$ | $300 \mathrm{mVp}-\mathrm{p}$ sine wave (external input) |  | - | - | 9 | M Hz |
| FIN input amplitude | $\mathrm{V}_{\text {FIN1 }}$ | $\mathrm{f}_{\text {FIN }}=300 \mathrm{MHz}, \mathrm{AC}$ coupling |  | 0.3 | - | - | Vp-p |
|  | $\mathrm{V}_{\text {FIN2 }}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{FIN}}=330 \mathrm{MHz}, \mathrm{~V}_{\mathrm{DD1} 1}=1.0 \text { to } 1.2 \mathrm{~V}, \\ & \mathrm{AC} \text { coupling } \end{aligned}$ |  | 0.3 | - | - |  |
| XIN input amplitude | $\mathrm{V}_{\mathrm{XIN}}$ | $\mathrm{f}_{\mathrm{XIN}}=25 \mathrm{MHz}, \mathrm{AC}$ coupling (external input) |  | 0.3 | - | - | Vp-p |
| OPR, CLK, DATA, LE LOW-level input voltage | $\mathrm{V}_{\text {IL }}$ |  |  | - | - | 0.3 | V |
| OPR, CLK, DATA, LE HIGH-level input voltage | $\mathrm{V}_{\text {IH }}$ |  |  | $\begin{gathered} \mathrm{V}_{\text {DD2 }}- \\ 0.3 \end{gathered}$ | - | - | V |
| FIN LOW -level input current | $\mathrm{I}_{1 / 1}$ | $\mathrm{V}_{\text {IL }}=0 \mathrm{~V}$ |  | - | - | 60 | $\mu \mathrm{A}$ |
| XIN LOW -level input current | ILL2 |  |  | - | - | 10 | $\mu \mathrm{A}$ |
| FIN HIGH-level input current | $\mathrm{I}_{\mathrm{H} 1}$ | $V_{I H}=V_{\text {DD1 }}$ |  | - | - | 60 | $\mu \mathrm{A}$ |
| XIN HIGH-level input current | $\mathrm{I}_{\mathrm{H} 2}$ |  |  | - | - | 10 | $\mu \mathrm{A}$ |
| DB LOW -level output voltage | $\mathrm{V}_{\text {DOL }}$ | Note 5. |  |  |  | 0.5 | V |
| DB HIGH-level output voltage | $\mathrm{V}_{\mathrm{DOH}}$ | Note 6. |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD} 2}- \\ 0.5 \end{gathered}$ |  |  | V |
| DO LOW -level output current | $\mathrm{I}_{\mathrm{DOL}}$ | Note 7. |  | 1.0 | - | - | mA |
| DO HIGH-level output current | l DOH | Note 8. |  | 1.0 | - | - | mA |
| DO, DB tristate output high-impedance leakage current | Iozl | $\mathrm{V}_{\text {OL }}=0 \mathrm{~V}$ |  | - | - | 100 | nA |
|  | IOZH | $\mathrm{V}_{\text {OH }}=\mathrm{V}_{\text {DD2 }}$ |  | - | - | 100 | $n \mathrm{~A}$ |
| DATA $\rightarrow$ CLK setup time | $\mathrm{t}_{\text {SU1 }}$ | See the timing diagrams. |  | 2 | - | - | $\mu \mathrm{s}$ |
| CLK $\rightarrow$ LE setup time | $\mathrm{t}_{\text {SU2 }}$ |  |  | 2 | - | - | $\mu \mathrm{s}$ |
| Hold time | $t_{H}$ |  |  | 2 | - | - | $\mu \mathrm{s}$ |

1. $V_{D D 1}=1.0$ to $1.05 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=2.7$ to $3.3 \mathrm{~V}, \mathrm{f}_{\mathrm{FIN}}=310 \mathrm{MHz}\left(300 \mathrm{mVp}-\mathrm{p}\right.$ sine wave), $\mathrm{f}_{\mathrm{XIN}}=14.4 \mathrm{MHz}$ ( $300 \mathrm{mVp}-\mathrm{p}$ sine wave), 25 kHz comparator frequency, $O P R=H I G H$, no output load, typ condition $: V_{D D 1}=1.0 \mathrm{~V}$
2. $V_{D D 1}=0.95$ to $1.2 \mathrm{~V}, \mathrm{~V}_{D D 2}=2.7$ to $3.3 \mathrm{~V}, \mathrm{f}_{\mathrm{FIN}}=310 \mathrm{MHz}\left(300 \mathrm{mVp}-\mathrm{p}\right.$ sine wave), $\mathrm{f}_{\mathrm{XIN}}=14.4 \mathrm{MHz}(300 \mathrm{mVp}-\mathrm{p}$ sine wave), 25 kHz comparator frequency, $O P R=$ HIGH, no output load, typ condition $: V_{D D 2}=3.0 \mathrm{~V}$
3. $V_{D D 1}=1.0 \mathrm{~V}, \mathrm{~V}_{D D 2}=3.0 \mathrm{~V}, O P R=L O W$, no input/output load (i.e. $C L K=D A T A=L E=0 \mathrm{~V}$ )
4. $V_{D D_{1}}=0 \mathrm{~V}, V_{D D 2}=2.7$ to $3.3 \mathrm{~V}, O P R=L O W$, no input/output load (i.e. $C L K=D A T A=L E=0 \mathrm{~V}$ ), typ condition $: V_{D D 2}=3.0 \mathrm{~V}$
5. $D B$ output is derived from the $V_{D D 2}$ supply. $D B$-pin condition select bit $=(00001)_{2}, V_{D D 2}=2.7$ to 3.3 V , no load
6. $D B$ output is derived from the $V_{D D 2}$ supply. $D B$-pin condition select bit $=(11111)_{2}, V_{D D 2}=2.7$ to 3.3 V , no load
7. DO output is derived from the $\mathrm{V}_{\mathrm{DD} 2}$ supply. $\mathrm{V}_{\mathrm{DD} 2}=2.7$ to $3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$
8. $D O$ output is derived from the $V_{D D 2}$ supply. $V_{D D 2}=2.7$ to $3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD} 2}-0.4 \mathrm{~V}$

## DATA, CLK, and LE timing



## FUNCTIONAL DESCRIPTION

## Frequency Divider Data

The input data should be specified keeping in mind the $\mathrm{V}_{\mathrm{DD} 2}$ supply. The data is input using CLK, DATA and LE pins into the shift register and latch which operate from the $\mathrm{V}_{\mathrm{DD} 2}$ supply. The $\mathrm{V}_{\mathrm{DD} 1}$ supply level, however, is not needed and can be ON or OFF.

The control data input uses a 3-line 24-bit serial interface comprising the clock (CLK), data input (DATA) and latch enable (LE). The data is input with the MSB first. The last two bits ( $23 \mathrm{rd}+24 \mathrm{th}$ ) are used as the latch select control bits. Data is written to
the shift register on the rising edge of the clock signal. Accordingly, the data should change state on the falling edge of the clock signal. Data is transferred from the shift register to the latch when the latch enable (LE) signal goes HIGH. Accordingly, the latch enable signal should be held LOW while data is being written to the shift register.

The clock and data input signals are both ignored when the latch enable signal goes HIGH. Also, the CLK, DATA and LE inputs should be tied LOW when not setting data.


Figure 1. Frequency divider data format

## Input Data Description

## Latch select



Figure 2. Latch select data format

The last two data bits determine the status of the shift register data latch.

| Bit 23 | Bit 24 | Latch |
| :---: | :---: | :--- |
| 0 | 0 | Swallow counter and main counter frequency <br> divider ratio latch select |
| 0 | 1 | Reference frequency counter divider ratio <br> data and LD output latch select |

## FIN input frequency Divider (N-counter) Structure

The FIN input frequency divider generates a comparator frequency signal ( FV ), which is input to the phase comparator, by dividing the VCO signal input on pin FIN.

| Frequency settings | Prescaler <br> Swallow counter <br> Main counter |
| :--- | :--- |
|  | FIN input frequency divider ratio |
| Counter set ranges | Prescaler <br> Swallow counter <br> Main counter |
| FIN input frequency divider ratio range |  |

The phase comparator is comprised of dual modulus prescalers, a 5-bit swallow counter and a 12-bit main counter.

$$
\begin{aligned}
& P \text { and } P+1 \\
& S \\
& M \\
& N=(P+1) \times S+P \times(M-S) \\
& \quad=P \times M+S(\text { where } M>S) \\
& P=32, P+1=33 \\
& S=0 \text { to } 31 \\
& M=32 \text { to } 4095 \\
& N=1056 \text { to } 131071
\end{aligned}
$$

## Swallow counter and main counter data

The swallow counter and main counter which determine the FIN input frequency divider ratio are set by
bits 1 to 12 and bits 13 to 17 , respectively. The voltage signal output on pin DB is set by bits 18 to 22 .


Figure 3. Swallow counter and main counter frequency divider data format

## FIN input frequency divider example

If the VCO output is ( $\mathrm{f}_{\mathrm{VCO}}$ ), the output frequency $\left(\mathrm{f}_{\mathrm{LO}}\right)$ is 251.3 MHz , and the channel bandwidth ( $\mathrm{f}_{\mathrm{CH}}$ : Phase comparator frequency $\left(\mathrm{f}_{\mathrm{R}}\right)$ ) is 25 kHz , then the FIN input frequency divider ratio N is given by:

$$
\begin{aligned}
\mathrm{N} & =\frac{\mathrm{f}_{\mathrm{LO}}}{\mathrm{f}_{\mathrm{CH}}}=\frac{\mathrm{f}_{\mathrm{VCO}}}{\mathrm{f}_{\mathrm{N}}}=\frac{251.3}{0.025}=10052 \\
& =32 \times 314+4
\end{aligned}
$$

Therefore, the swallow counter count is $4(00100)_{2}$ and the main frequency divider counter count is 314 $(000100111010)_{2}$.
ator signal FR is generated after OPR goes HIGH, or after LE goes LOW when data is written. The DB output subsequently becomes high impedance.
Note that if bits 18 to 22 are all set to 0 , this function is not activated and DB remains in the high impedance state.

## Input data format example

FIN input frequency divider $=10052, \mathrm{DB}$ is high impedance:


Figure 4. Swallow counter and main counter frequency divider data example

## Reference Frequency Divider (R-counter) Structure

The reference frequency divider generates a comparator frequency signal (FR), which is input to the phase comparator, by dividing the reference oscillator frequency input either from an external signal on

XIN or from a crystal oscillator connected between XIN and XOUT.

The reference frequency divider is comprised of a fixed divide-by-4 prescaler and a 16-bit reference counter.

| Frequency settings | Prescaler | A (=4) |
| :--- | :--- | :--- |
|  | Reference counter | $B$ |
|  | Reference frequency divider ratio | $R=A \times B=4 \times B$ |
| Counter set ranges | Prescaler | $A=4$ |
|  | Reference counter | $B=5$ to 65535 |
| Reference frequency divider ratio range | $R=20$ to 262140 |  |

## Reference counter frequency data and LD setting

The reference counter which determines the reference frequency divider ratio is set by bits 1 to 16 . The lock detect signal output is set by bit 20 .


Figure 5. Reference counter data and LD output setting format

## Reference frequency divider example

If the VCO output is ( $\mathrm{f}_{\mathrm{VCO}}$ ), the crystal oscillator frequency is 14.4 MHz and the channel bandwidth $\left(\mathrm{f}_{\mathrm{CH}}\right.$ : comparator frequency $\left(\mathrm{f}_{\mathrm{R}}\right)$ ) is 25 kHz , then the reference frequency divider ratio R is given by:

$$
\mathrm{R}=\frac{\mathrm{Xtal}}{\mathrm{f}_{\mathrm{CH}}}=\frac{\mathrm{Xtal}}{\mathrm{f}_{\mathrm{R}}}=\frac{14.4}{0.025}=576=4 \times 144
$$

Therefore, the reference counter count is 144 $(0000000010010000)_{2}$.

## LD output

The output on LD is set by bit 20 .

| Bit 20 | LD output |
| :---: | :---: |
| 1 | Normal unlock signal output (normal operation) |
| 0 | Unlock signal output OFF, LOW -level output |

## Bits 15 to 19, bits 21 to 22

Bits 15 to 19 have no meaning, and should be set to 0 . Bits 21 and 22 are factory test bits and should also be set to 0 .

## Input data format example

Reference frequency divider $=144$, LD normal operation:


Figure 6. Reference counter data and LD output setting example

## Standby Mode

The SM5170AV enters standby mode when OPR goes LOW. In this mode, the states and functions shown in the table occur.

| Block | State |
| :--- | :--- |
| DO and DB | Floating (high impedance) |
| LD | LOW -level output |
| Phase comparator | Reset |
| Input FIN | Feedback resistor is cutoff (HIGH level) |
| Input XIN | Feedback resistor is cutoff (HIGH level) |
| N counter | Reset |
| R counter | Reset |
| Latch data | Stored (while $V_{\text {DD2 }}$ is within rating) |

In standby mode, some current flows into VDD1. Therefore, it is necessary to reduce $\mathrm{V}_{\mathrm{DD} 1}$ to 0 V to fully reduce current consumption and reduce power dissipation. Note that if both the $\mathrm{V}_{\mathrm{DD} 1}$ and $\mathrm{V}_{\mathrm{DD} 2}$ supplies are reduced to 0 V , the latch contents will be erased. In this case, $\mathrm{V}_{\mathrm{DD} 1}$ only should be reduced to 0 V .

Standby mode is released when $\mathrm{V}_{\mathrm{DD} 1}$ rises and OPR goes HIGH.

## Phase Comparator Timing Diagram



Figure 7. Phase comparator timing

The DO output circuit polarity is configured for connection to an external passive filter.
The signals compared are FV and FR, which are the
internal FIN input frequency divider output signal and reference frequency divider output signal, respectively.

## INPUT/OUTPUT EQUIVALENT CIRCUITS

XIN, XOUT


FIN


OPR, CLK, DATA, LE


DO


LD


DB


TEST


NIPPON PRECISION CIRCUITS INC. reserves the right to make changes to the products described in this data sheet in order to improve the design or performance and to supply the best possible products. Nippon Precision Circuits Inc. assumes no responsibility for the use of any circuits shown in this data sheet, conveys no license under any patent or other rights, and makes no claim that the circuits are free from patent infringement. Applications for any devices shown in this data sheet are for illustration only and Nippon Precision Circuits Inc. makes no claim or warranty that such applications will be suitable for the use specified without further testing or modification. The products described in this data sheet are not intended to use for the apparatus which influence human lives due to the failure or malfunction of the products. Customers are requested to comply with applicable laws and regulations in effect now and hereinafter, including compliance with export controls on the distribution or dissemination of the products. Customers shall not export, directly or indirectly, any products without first obtaining required licenses and approvals from appropriate government agencies.

NIPPON PRECISION CIRCUITS INC.

NIPPON PRECISION CIRCUITS INC,
4-3, Fukuzumi 2-chome
Koto-ku, Tokyo 135-8430, Japan
Telephone: 03-3642-6661
Facsimile: 03-3642-6698

