## DATA SHEET

SAA9740H
Advanced Auto Control Function (A2CF)

Product specification
Supersedes data of 1996 Jan 30
File under Integrated Circuits, IC02

## FEATURES

- One chip full digital Auto Focus (AF), Auto Exposure (AE) and Auto White Balance (AWB)
- Possible to use NTSC and PAL CCD with horizontal resolution of $510,670,720$ or 768 pixels
- No manual adjustment
- One microprocessor system commonly used with CAMera Digital Signal Processor (CAMDSP) SAA9750H
- 8-bit parallel microprocessor interface
- LQFP64 package ( 0.5 mm pitch)
- Single 3 V power supply.


## Auto Focus features

- Video AF system
- Two windows system (a small centre and large window)
- The window size and place are microprocessor controlled
- Including $5^{\text {th }}$ order IIR digital high-pass filter
- Line peak accumulation in the large window
- High-pass filter's output accumulation in one field.


## Auto Exposure features

- 5 windows accumulation
- Calculation of white-clip by centre window
- Possible to control size and place of the centre windows by the light condition with microprocessor.


## Auto White Balance features

- Mono colour detection
- Accumulation of UV data in the corresponding UV quadrant
- Green and Magenta elimination gate
- Luminance gate for detecting white
- UV limiter
- White-clip detection/counter.


## GENERAL DESCRIPTION

The Advanced Auto Control Function (A2CF) is to be used for a colour CCD camera system. This IC can realize AWB, $A F$ and AE with a microprocessor. This device consists of an input data selector, a parallel 8-bit microprocessor interface, a data accumulator, a window generator, a command decoder and AWB, AF, AE for each processing block.

## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ | digital supply voltage (pins 6, 18 and 47) | 2.7 | 3.0 | 3.3 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | LOW level digital input voltage | 0 | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH level digital input voltage | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW level digital output voltage | - | - | 0.5 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | HIGH level digital output voltage | $\mathrm{V}_{\mathrm{DD}}-0.5$ | - | - | V |
| $\mathrm{T}_{\mathrm{amb}}$ | operating ambient temperature | -20 | - | +70 | ${ }^{\circ} \mathrm{C}$ |

ORDERING INFORMATION

| TYPE <br> NUMBER | PACKAGE |  |  |
| :---: | :---: | :---: | :---: |
|  | NAME | DESCRIPTION | VERSION |
| SAA9740H | LQFP64 | plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4 \mathrm{~mm}$ | SOT314-2 |

## BLOCK DIAGRAM



Fig. 1 Block diagram.

## Advanced Auto Control Function (A2CF)

PINNING

| SYMBOL | PIN | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| Y3 | 1 | input | Y input from SAA9750H (CAMDSP) (LSB) |
| TSTIN1 | 2 | input | input pin for test |
| TSTIN2 | 3 | input | input pin for test |
| TSTIN3 | 4 | input | input pin for test |
| TST1 | 5 | input | input pin for test |
| $\mathrm{V}_{\text {DD1 }}$ | 6 | - | digital supply voltage |
| $\mathrm{V}_{\text {SS } 1}$ | 7 | - | ground |
| UV_SEL | 8 | input | UV select input from SAA9750H (CAMDSP) |
| UV0 | 9 | input | UV input from SAA9750H (CAMDSP) (LSB) |
| UV1 | 10 | input | UV input from SAA9750H (CAMDSP) |
| UV2 | 11 | input | UV input from SAA9750H (CAMDSP) |
| UV3 | 12 | input | UV input from SAA9750H (CAMDSP) |
| UV4 | 13 | input | UV input from SAA9750H (CAMDSP) |
| UV5 | 14 | input | UV input from SAA9750H (CAMDSP) |
| UV6 | 15 | input | UV input from SAA9750H (CAMDSP) |
| UV7 | 16 | input | UV input from SAA9750H (CAMDSP) (MSB) |
| WCLIP | 17 | input | white-clip input from SAA9750H (CAMDSP) |
| $\mathrm{V}_{\mathrm{DD} 2}$ | 18 | - | digital supply voltage |
| $\mathrm{V}_{\text {SS2 }}$ | 19 | - | ground |
| 107 | 20 | bidirectional | microprocessor interface (MSB) |
| 106 | 21 | bidirectional | microprocessor interface |
| IO5 | 22 | bidirectional | microprocessor interface |
| IO4 | 23 | bidirectional | microprocessor interface |
| IO3 | 24 | bidirectional | microprocessor interface |
| IO2 | 25 | bidirectional | microprocessor interface |
| 101 | 26 | bidirectional | microprocessor interface |
| IO0 | 27 | bidirectional | microprocessor interface (LSB) |
| RSTB | 28 | input | system reset |
| RDB | 29 | input | read control from microprocessor |
| WRB | 30 | input | write control from microprocessor |
| ASTB | 31 | input | address set from microprocessor |
| WDINT | 32 | output | window interrupt |
| VD | 33 | input | V-drive signal input |
| HD | 34 | input | H-drive signal input |
| HSYNC | 35 | input | HSYNC input |
| WDMNT | 36 | output | window monitor for test (open-drain) |
| LWDB | 37 | output | large window for test (open-drain) |
| TSTOUT6 | 38 | output | output pin for test |
| TSTOUT7 | 39 | output | output pin for test |
| CLK2OUT | 40 | output | output pin of internal clock (open-drain) |

Advanced Auto Control Function (A2CF)

| SYMBOL | PIN | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| TSTOUT1 | 41 | output | output pin for test |
| TSTOUT2 | 42 | output | output pin for test |
| TSTOUT3 | 43 | output | output pin for test |
| TSTOUT4 | 44 | output | output pin for test |
| TSTOUT5 | 45 | output | output pin for test |
| $\mathrm{V}_{\text {SS3 }}$ | 46 | - | ground |
| $\mathrm{V}_{\mathrm{DD} 3}$ | 47 | - | digital supply voltage |
| CLK1 | 48 | input | clock |
| $\mathrm{V}_{\text {SS4 }}$ | 49 | - | ground |
| CDS0 | 50 | input | CDS input from ADC (LSB) |
| CDS1 | 51 | input | CDS input from ADC |
| CDS2 | 52 | input | CDS input from ADC |
| CDS3 | 53 | input | CDS input from ADC |
| CDS4 | 54 | input | CDS input from ADC |
| CDS5 | 55 | input | CDS input from ADC |
| CDS6 | 56 | input | CDS input from ADC |
| CDS7 | 57 | input | CDS input from ADC (MSB) |
| SCAN_T | 58 | input | test control for scan test |
| $\mathrm{V}_{\text {SS5 }}$ | 59 | - | ground |
| AMSAL | 60 | input | for testing |
| Y7 | 61 | input | Y input from SAA9750H (CAMDSP) (MSB) |
| Y6 | 62 | input | Y input from SAA9750H (CAMDSP) |
| Y5 | 63 | input | Y input from SAA9750H (CAMDSP) |
| Y4 | 64 | input | Y input from SAA9750H (CAMDSP) |



Fig. 2 Pin configuration.

## FUNCTIONAL DESCRIPTION

The Advanced Auto Control Function (A2CF) will be used for colour CCD camera systems.

The input signals are CDS (AF data) from 8-bit ADC, Y (for AE, 5-bit) and UV (for AWB, 8-bit) data as the output of SAA9750H (CAMDSP) and they are fed into the A2CF. After being processed in the A2CF, corresponding data are led into the microprocessor.

Together with the zoom encoder and focus sensor output the microprocessor does the following control with the data of A2CF:

- Control focus motor
- Control iris, AGC (via DAC) and high speed shutter
- Send the control data to SAA9750H (CAMDSP) via serial bus.

CLK1 is depending on the CCD type. To cope with the different CCD clocks, some reference data have to be set by the microprocessor.

## AF system



Fig. 3 AF window.

Digital CDS signals CDS7 to CDS0 which come after AGC, gamma processing and ADC are fed into A2CF. This 8-bit data is shifted to the most suitable 6-bit data for AF processing by microprocessor. For example, when the MSB of them is ' 1 ' then the 6 -bit data is shifted by the microprocessor to CDS7 to CDS2
(not CDS6 to CDS1 or CDS5 to CDS0; see Table 4). After AF shifting the signals go through an LPF and they are down sampled. The down sampling is done by CLK2 (CLK1/2). In order to detect the high frequency component for AF processing, one HPF is added. This output is the focus value. Next peak hold block is for acquiring maximum focus value of every line in one field.

This maximum focus value is accumulated in the AF window (see Fig.3) by the 18-bit adder. The values in the large window are stored in REG2 (see Table 7) and those in the small window are stored in REG3 (see Table 7). Which data is used is dependent on the software (see Tables 6 and 7). Besides this accumulation, line peak accumulation is also done. This data is the maximum value in one field and is stored in REG0 (see Table 7).

## AE system



Fig. 4 AE window.

5-bit $Y$ signals $Y 7$ to $Y 3$ which come from SAA9750H are fed into A2CF for AE processing. This signal is internally extended to 6 bits by adding a ' 0 ' as new MSB. Next they go through an LPF and they are down sampled in the same way as AF processing. In order to prevent overflow of the 18 -bit adder block, 2 modes exist (see Table 4). The first is H decimation is on or off. If H decimation is on, then the data for AE processing is available in every other line. The second mode is that the data for AE processing is shifted to $1 / 2$ or not. If the data is shifted to $1 / 2$, it is done before down sampling and before the data going to the 18 -bit adder becomes $1 / 2$. Both these modes are controlled by the microprocessor. In AE mode there are 5 windows as shown in Fig.4. These windows are controlled by the microprocessor. The accumulation data in window 1 to window 5 is respectively stored in REG1 to REG5 (see Table 7). The white-clip count data in the centre window is stored to the lower 5 bits of REG0 (see Table 7).
The upper 3 bits of REG0 is the overflow information in the 18 -bit adder (see Table 7).

## AWB system

8-bit UV signals UV[7] to UV[0] which come from the SAA9750H (CAMDSP) are fed into the A2CF for AWB processing. First the 8 -bit data is limited to 6 -bits because the necessary data for AWB processing is around the white colour signal. Then these signals go through an LPF and they are down sampled. They are separated to $U$ and V signals by using UV_SEL coming from SAA9750H (CAMDSP). As shown in Table 1, in the large window these signals are compared with the threshold that is set by the microprocessor. If the conditions shown in Fig. 8 are valid, the data is available for AWB processing. If the conditions aren't valid, the data is ignored. The available data in the first to the 4th quadrant are stored in respectively REG1 to REG4 (see Table 7). The AWB ( $\Delta$ )
mode (see Table 4) is for detecting whether the picture is mono colour or not. If the AWB (B-Y) or AWB $(R-Y)$ or AWB ( $\Delta$ ) (see Table 4) mode is active and white-clip or AWB limited (as mentioned above), then the counts of them are stored in the lower 5 bits of REG0 (see Table 7). In the AWB Y mode the lower 4 bits of REG0 are contrast peak data in one field and the 4th bit is the overflow information of the AF (see Table 7).

## Microprocessor interface

8 -bit data bus and 3 control ports are prepared (WRB, RDB and ASTB) for microprocessor interface in A2CF for quick data access instead of serial bus. A2CF has 11 read commands and 13 write commands.

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ | supply voltage | -0.5 | +5.0 | V |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | - | 83 | mW |
| $\mathrm{~V}_{\mathrm{I}}$ | input voltage | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{O}}$ | output voltage | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{~T}_{\text {stg }}$ | storage temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{amb}}$ | operating ambient temperature | -20 | +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{es}}$ | electrostatic handling; note 1 | -2000 | +2000 | V |
| LTCH | latch-up protection | 100 | - | mA |

## Note

1. Equivalent to discharging a 100 pF capacitor through a $1.5 \mathrm{k} \Omega$ series resistor.

## DC CHARACTERISTICS

$\mathrm{T}_{\mathrm{amb}}=-20$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=2.7$ to 3.3 V ; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $I_{\text {DD }}$ | supply current | note 1 | - | 12 | 25 | mA |

Input pins (TSTIN1 to TSTIN3, TST1, UV_SEL, UV0 to UV7, Y3 to Y7, WCLIP, RSTB, RDB, WRB, ASTB, VD, HD, HSYNC, CLK1, CDS0 to CDS7, SCAN_T and AMSAL)

| $\mathrm{V}_{\mathrm{IH}}$ | HIGH level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{IL}}$ | LOW level input voltage |  | - | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{I}_{\mathrm{IH}}$ | HIGH level input current | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}$ | - | - | 1 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | LOW level input current | $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{SS}}$ | - | - | -1 | $\mu \mathrm{~A}$ |

Output pins (WDINT and TSTOUT1 to TSTOUT7; push pull output)

| $\mathrm{V}_{\mathrm{OH}}$ | HIGH level output voltage | $\mathrm{I}_{\mathrm{OH}}=-20 \mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{DD}}-0.1$ | - | - | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{DD}}-0.5$ | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW level output voltage | $\mathrm{I}_{\mathrm{OL}}=+20 \mu \mathrm{~A}$ | - | - | 0.1 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=+4 \mathrm{~mA}$ | - | - | 0.5 | V |

Output pins (WDMNT, LWDB and CLK2OUT; open-drain)

| $\mathrm{V}_{\mathrm{OL}}$ | LOW level output voltage | $\mathrm{I}_{\mathrm{OL}}=+20 \mu \mathrm{~A}$ | - | - | 0.1 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $\mathrm{I}_{\mathrm{OL}}=+4 \mathrm{~mA}$ | - | - | 0.5 | V |
| $\mathrm{I}_{\mathrm{OZ}}$ | 3-state leakage current | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}$ | - | - | 5 | $\mu \mathrm{~A}$ |

Bidirectional pins (IOO to IO7)

| $\mathrm{V}_{\mathrm{OH}}$ | HIGH level output voltage | $\mathrm{I}_{\mathrm{OH}}=-20 \mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{DD}}-0.1$ | - | - | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{DD}}-0.5$ | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW level output voltage | $\mathrm{I}_{\mathrm{OL}}=+20 \mu \mathrm{~A}$ | - | - | 0.1 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=+8 \mathrm{~mA}$ | - | - | 0.5 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | HIGH level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | LOW level input voltage |  | - | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{I}_{\mathrm{IH}}$ | HIGH level input current | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}$ | - | - | 1 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | LOW level input current | $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{SS}}$ | - | - | -1 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | 3-state leakage current | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ | - | - | $\pm 5$ | $\mu \mathrm{~A}$ |

## Note

1. 510 H PAL; $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$; all modes active.

## AC CHARACTERISTICS

## Microprocessor interface

$\mathrm{T}_{\mathrm{amb}}=-20$ to $+70^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{DD}}=2.7$ to $3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\text {ref }}=0.5 \mathrm{~V}_{\mathrm{DD}}$; input $\mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}}=30 \mathrm{~ns}$; see Fig.5; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {suAD }}$ | address setup time |  | 0.4 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{th}_{\text {ha }}$ | address hold time |  | 0.4 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {AR }}$ | ASTB to RDB time |  | 0.5 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{W}} \mathrm{R}$ | RDB width |  | 1.0 | - | - | $\mu \mathrm{s}$ |
| $t_{\text {RRD }}$ | RDB to read data | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | - | - | 0.8 | $\mu \mathrm{s}$ |
| thRRD | RDB to read data hold time | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | - | - | 0.1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {AW }}$ | ASTB to WRB time |  | 0.5 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{w}} \mathrm{w}$ | WRB width |  | 1.0 | - | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {suW }}$ | WRB setup time |  | 0.4 | - | - | $\mu \mathrm{s}$ |
| $t_{\text {nw }}$ | WRB hold time |  | 0.4 | - | - | $\mu \mathrm{s}$ |



Fig. 5 Microprocessor interface timing.

## Data input/output timing (CLK1)

$\mathrm{T}_{\mathrm{amb}}=-20$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=2.7$ to $3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\text {ref }}=0.5 \mathrm{~V}_{\mathrm{DD}} ; \mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns} ;$ output load capacitance $=20 \mathrm{pF}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {suDI }}$ | data input setup time | note 1 | 5 | - | - | ns |
| $\mathrm{t}_{\mathrm{hDI}}$ | data input hold time | note 1 | 8 | - | - | ns |
| $\mathrm{t}_{\mathrm{dDO}}$ | data output delay time | notes 2 and 3 | - | - | 60 | ns |
| $\mathrm{t}_{\mathrm{hDO}}$ | data output hold time | notes 2 and 3 | - | - | 60 | ns |
| $\mathrm{t}_{\mathrm{W} \text { CLK } 1}$ | width of CLK1 |  | - | 50 | - | $\%$ |

## Notes

1. Data inputs: UV0 to UV7, Y3 to Y7, AD0 to AD7, UV_SEL, HSYNC, HD, VD and WCLIP.
2. Data outputs: WDINT, CLK2OUT, WDMNT and LWDB (open-drain outputs with $1 \mathrm{k} \Omega$ output load resistor).
3. $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$.

(1) $50 \%$ for open-drain outputs.

Fig. 6 Data input/output timing (CLK1).

## MICROPROCESSOR COMMANDS

Table 1 Write commands; note 1

| COMMAND | DATA |  |  |  |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 107 | 106 | 105 | 104 | 103 | 102 | 101 | 100 |  |
| $81 \mathrm{H}^{(2)}$ | X | X | X1[5] | X1[4] | X1[3] | X1[2] | X1[1] | X1[0] | X1 address |
| $82 \mathrm{H}^{(2)}$ | X | X | X2[5] | X2[4] | X2[3] | X2[2] | X2[1] | X2[0] | X2 address |
| $83 \mathrm{H}^{(2)}$ | X | X | X3[5] | X3[4] | X3[3] | X3[2] | X3[1] | X3[0] | X3 address |
| $84 \mathrm{H}^{(2)}$ | X | X | X4[5] | X4[4] | X 4 [3] | $\mathrm{X} 4[2]$ | X 4 [1] | $\mathrm{X} 4[0]$ | X4 address |
| $85 \mathrm{H}^{(2)}$ | X | X | Y1[5] | Y1[4] | Y1[3] | Y1[2] | Y1[1] | $\mathrm{Y} 1[0]$ | Y1 address |
| $86 \mathrm{H}^{(2)}$ | X | X | Y2[5] | Y2[4] | Y2[3] | Y2[2] | Y2[1] | Y2[0] | Y2 address |
| $87 \mathrm{H}^{(2)}$ | X | X | Y3[5] | Y3[4] | Y3[3] | Y3[2] | Y3[1] | Y3[0] | Y3 address |
| $88 \mathrm{H}^{(2)}$ | X | X | Y4[5] | Y4[4] | Y4[3] | Y4[2] | Y4[1] | Y4[0] | Y4 address |
| 8BH | X | TEST2 | TEST1 | TEST0 | X | IIRC2 | IIRC1 | IIRC0 | IIRC |
| 8 CH | THB[3] | THB[2] | THB[1] | THB[0] | THA[3] | THA[2] | THA[1] | THA[0] | TH1 |
| 8DH | X | X | X | X | THC[3] | THC[2] | THC[1] | THC[0] | TH2 |
| 8EH | SFTY | SFT1 | SFT0 | X | HON | MODE2 | MODE1 | MODE0 | MODE |
| 8FH | X | SIZE | MWD1 | MWD0 | X | PHS | PHD | PVD | SET |

## Notes

1. $X=$ don't care.
2. For auto exposure processing different windows in the active video field are taken with different weighting factors. The coordinates of the five windows are set according to Fig.7. The resolution is 1 bit $\equiv 16$ pixel in x-direction and 1 bit $\equiv 8$ lines in $y$-direction.


Fig. 7 Window size control for AE processing (see WRITE command 81 H to 88 H ).

## Address 8BH

Table 2 IIRC (IO[2] to IO[0])

| IIRC2 | IIRC1 | IIRCO | FUNCTION |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 1 MHz HPF select for auto focus processing |
| 0 | 0 | 1 | 700 kHz HPF select for auto focus processing |
| 0 | 1 | 0 | 220 kHz HPF select for auto focus processing |
| 0 | 1 | 1 | bypass HPF for auto focus processing |
| 1 | 1 | 0 | 110 kHz select for auto focus processing |

Table 3 IIRC 9IO[6] to 9IO[4]; note 1

| TEST2 | TEST1 | TEST0 |  | FUNCTION |
| :---: | :---: | :---: | :--- | :---: |
| X | X | X | only for test purposes |  |

## Note

1. $X=$ don't care.

## Address 8CH and 8DH

Address 8 CH and 8DH are used to define the active range that is taken for auto white balance processing. The calculation of active area can be seen in Fig.8.

## Conditions:

(1) $|U+V|<T H A$
(2) $|\mathrm{V}|<\mathrm{THB}$.
(3) $\mathrm{Y}>\mathrm{THC}$.


Threshold values can be set with 4-bit resolution.
Fig. 8 Set threshold values for Auto White Balance (AWB) mode.

## Address 8EH

By applying address 8 EH and setting the MODE bits it is possible to read the values that are stored in the registers corresponding to the selected mode. The selection which register will be read is then defined by READ address 70 H to 7BH (see Tables 6 and 7).

Table 4 MODE and shift definition (see WRITE command 8EH); note 1

| 107 | 106 | 105 | 104 | 103 | 102 | 101 | 100 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFTY | SFT1 | SFTO | - | HON | MODE | MODE | MODE |  | FUNCTION |
| X | X | X | X | X | 0 | 0 | 0 | AE | set mode: read AE values |
| X | X | X | X | X | 0 | 0 | 1 | AF | set mode: read $A F$ values |
| X | X | X | X | X | 0 | 1 | 1 | AWB (B-Y) | set mode: read AWB (B-Y) values |
| X | X | X | X | X | 1 | 0 | 0 | AWB (R - Y) | set mode: read AWB ( $R-Y$ ) values |
| X | X | X | X | X | 1 | 0 | 1 | AWB $\Delta$ | set mode: read AWB $\Delta$ values |
| X | X | X | X | X | 1 | 1 | 0 | AWB Y | set mode: read AWB Y values |
| X | X | X | X | 0 | 0 | 0 | 0 | H dec | decimation for 1 H off |
| X | X | X | X | 1 | 0 | 0 | 0 | H dec | decimation for 1 H on |
| X | 0 | 0 | X | X | 0 | 0 | 1 | AF shift | select CDS5 to CDS0 for AF processing |
| X | 0 | 1 | X | X | 0 | 0 | 1 | AF shift | select CDS6 to CDS1 for AF processing |
| X | 1 | X | X | X | 0 | 0 | 1 | AF shift | select CDS7 to CDS2 for AF processing |
| 0 | X | X | X | X | 0 | 0 | 0 | AE shift | take AE[5] to AE[0] for internal AE processing (see Chapter "Functional description") |
| 1 | X | X | X | X | 0 | 0 | 0 | AE shift | take AE[5] to AE[1] for internal AE processing (see Chapter "Functional description") |

## Note

1. $\mathrm{X}=$ don't care.

## Address 8FH

To apply several types of CCDs it is possible to set polarity VD, HD and HSYNC by PVD, PHD and PHS.
The modes set by MWD and SIZE bit are only used for system evaluation. During normal application mode they can have any value.

Table 5 Settings (see WRITE command 8FH); note 1

| 107 | 106 | 105 | 104 | 103 | 102 | 101 | 100 | MODE | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | SIZE | MWD1 | MWD0 | - | PHS | PHD | PVD |  |  |
| X | X | X | X | X | X | X | 0 | PVD | VD 'H' active |
| X | X | X | X | X | X | X | 1 | PVD | VD 'L' active |
| X | X | X | X | X | X | 0 | X | PHD | HD 'H' active |
| X | X | X | X | X | X | 1 | X | PHD | HD 'L' active |
| X | X | X | X | X | 0 | X | X | PHSYNC | HSYNC 'H' active |
| X | X | X | X | X | 1 | X | X | PHSYNC | HSYNC 'L' active |
| X | X | 0 | 0 | X | X | X | X | MWD AE | monitor AE window |
| X | X | 0 | 1 | X | X | X | X | MWD AF | monitor AF window |
| X | X | 1 | 0 | X | X | X | X | MWD AWB | monitor AWB window |
| X | X | 1 | 1 | X | X | X | X | MWD ALL | monitor all windows |
| X | 0 | X | X | X | X | X | X | MWD SMALL | monitor small window |
| X | 1 | X | X | X | X | X | X | MWD LARGE | monitor large window |

## Note

1. $\mathrm{X}=$ don't care.

## READ commands

The values of the internal registers can be read as follows:

1. Set mode AF, AE or AWB by WRITE command 8EH according to Table 4.
2. Select register by READ command 70 H to 7 BH according to Table 6.

Table 6 Read command

| COMMAND | DATA |  |  |  |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 107 | 106 | 105 | 104 | 103 | 102 | 101 | 100 |  |
| 70 H | O[15] | O[14] | O[13] | O[12] | O[11] | O[10] | O[9] | O[8] | REG1 |
| 71H | O[7] | O[6] | O[5] | O[4] | O[3] | O[2] | O [1] | O[0] |  |
| 72H | O[15] | O[14] | O[13] | O [12] | O[11] | O[10] | O[9] | O[8] | REG2 |
| 73H | O[7] | O[6] | O[5] | O[4] | O[3] | $\mathrm{O} 2]$ | O[1] | O[0] |  |
| 74H | O[15] | O[14] | O[13] | O[12] | O[11] | O[10] | O[9] | O[8] | REG3 |
| 75H | O[7] | O[6] | O[5] | O[4] | O[3] | O[2] | O [1] | O[0] |  |
| 76H | O[15] | O[14] | O[13] | O[12] | O[11] | O[10] | O[9] | O[8] | REG4 |
| 77H | O[7] | O[6] | O[5] | O[4] | O[3] | $\mathrm{O} 2]$ | O[1] | O[0] |  |
| 78H | O[15] | O[14] | O[13] | O [12] | O[11] | O[10] | O[9] | O[8] | REG5 |
| 79 H | O[7] | O[6] | O[5] | O[4] | O[3] | $\mathrm{O} 2]$ | O[1] | O[0] |  |
| 7BH | O[7] | O[6] | O[5] | O[4] | O[3] | $\mathrm{O}[2]$ | O [1] | O[0] | REG0 |

## Register assignment

For the different modes (AF, AE and AWB) the contents of the registers are assigned according to Table 7.
Table 7 Register assignment

| MODE | REGISTER | DATA | FUNCTION |
| :---: | :---: | :---: | :---: |
| AF | REG0 (8-bit) | O[7] to O[5] | n.a. |
|  |  | O[4] | overflow information of AF block |
|  |  | O[3] to O[0] | contrast peak within one field |
|  | REG1 (18-bit) | $\mathrm{O}[15]$ to O[0] | n.a. |
|  | REG2 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated data in the large window |
|  | REG3 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated data in the centre window |
|  | REG4 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated data of the large window minus the data of the centre window |
|  | REG5 (18-bit) | $\mathrm{O}[15]$ to O[0] | n.a. |
| AE | REG0 (8-bit) | O[7] to O[5] | 18-bit adder overflow information |
|  |  | $\mathrm{O}[4]$ to O[0] | white-clip counter output |
|  | REG1 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated data in WIN1; REG1[18] to REG1[3] |
|  | REG2 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated data in WIN2; REG2[18] to REG2[3] |
|  | REG3 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated data in WIN3; REG3[18] to REG3[3] |
|  | REG4 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated data in WIN4; REG4[18] to REG4[3] |
|  | REG5 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated data in WIN5; REG5[18] to REG5[3] |
| AWB (B-Y) | REG0 (8-bit) | O[7] to O[5] | n.a. |
|  |  | O[4] to O[0] | white-clip or AWB limiter count |
|  | REG1 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated B - Y data of 1st quadrant; REG1[18] to REG1[3] |
|  | REG2 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated B - Y data of 2nd quadrant; REG2[18] to REG2[3] |
|  | REG3 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated B - Y data of 3rd quadrant; REG3[18] to REG3[3] |
|  | REG4 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated B - Y data of 4th quadrant; REG4[18] to REG4[3] |
|  | REG5 (18-bit) | $\mathrm{O}[15]$ to O[0] | n.a. |
| AWB (R - Y) | REG0 (8-bit) | O[7] to O[5] | n.a. |
|  |  | O[4] to O[0] | white-clip or AWB limiter count |
|  | REG1 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated R - Y data of 1st quadrant; REG1[18] to REG1[3] |
|  | REG2 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated R - Y data of 2nd quadrant; REG2[18] to REG2[3] |
|  | REG3 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated R - Y data of 3rd quadrant; REG3[18] to REG3[3] |
|  | REG4 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated R - Y data of 4th quadrant; REG4[18] to REG4[3] |
|  | REG5 (18-bit) | $\mathrm{O}[15]$ to O[0] | n.a. |
| AWB ( $\Delta$ ) | REG0 (8-bit) | O[7] to O[5] | n.a. |
|  |  | $\mathrm{O}[4]$ to O[0] | white-clip or AWB limiter count |
|  | REG1 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated $\Delta(\mathrm{R}-\mathrm{Y})$ data of WIN1 to WIN5; REG1[18] to REG1[3] |
|  | REG2 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated $\Delta(\mathrm{B}-\mathrm{Y})$ data of WIN1 to WIN5; REG2[18] to REG2[3] |
|  | REG3 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated $\Delta(\mathrm{R}-\mathrm{Y})$ data of WIN3; REG3[18] to REG3[3] |
|  | REG4 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated $\Delta(\mathrm{B}-\mathrm{Y})$ data of WIN3; REG4[18] to REG4[3] |
|  | REG5 (18-bit) | $\mathrm{O}[15]$ to O[0] | n.a. |


| MODE | REGISTER | DATA | FUNCTION |
| :---: | :---: | :---: | :---: |
| AWB (Y) | REG0 (8-bit) | O[7] to O[5] | n.a. |
|  |  | O[4] | overflow information of auto focus block |
|  |  | O[3] to O[0] | contrast peak within one field |
|  | REG1 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated R - Y data of 1st quadrant; REG1[18] to REG1[3] |
|  | REG2 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated R - Y data of 2nd quadrant; REG2[18] to REG2[3] |
|  | REG3 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated R - Y data of 3rd quadrant; REG3[18] to REG3[3] |
|  | REG4 (18-bit) | $\mathrm{O}[15]$ to O[0] | accumulated R - Y data of 4th quadrant; REG4[18] to REG4[3] |
|  | REG5 (18-bit) | $\mathrm{O}[15]$ to O[0] | n.a. |



Fig. 9 Camera block diagram (SAA9750H and SAA9740H).

## PACKAGE OUTLINE

LQFP64: plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4 \mathrm{~mm}$
SOT314-2

detail X


DIMENSIONS (mm are the original dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{D}}$ | $\mathrm{H}_{\mathrm{E}}$ | L | $\mathrm{L}_{\mathrm{p}}$ | Q | v | w | y | $Z_{\text {D }}{ }^{(1)}$ | $Z_{E}{ }^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.60 | $\begin{aligned} & 0.20 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 1.45 \\ & 1.35 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.27 \\ & 0.17 \end{aligned}$ | $\begin{aligned} & 0.18 \\ & 0.12 \end{aligned}$ | $\begin{gathered} \hline 10.1 \\ 9.9 \end{gathered}$ | $\begin{gathered} 10.1 \\ 9.9 \end{gathered}$ | 0.5 | $\begin{aligned} & 12.15 \\ & 11.85 \end{aligned}$ | $\begin{aligned} & 12.15 \\ & 11.85 \end{aligned}$ | 1.0 | $\begin{aligned} & 0.75 \\ & 0.45 \end{aligned}$ | $\begin{aligned} & 0.69 \\ & 0.59 \end{aligned}$ | 0.2 | 0.12 | 0.1 | $\begin{aligned} & 1.45 \\ & 1.05 \end{aligned}$ | $\begin{aligned} & 1.45 \\ & 1.05 \end{aligned}$ | $\begin{aligned} & 7^{\circ} \\ & 0^{\circ} \end{aligned}$ |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN | ISSUE DATE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ISC | IEC | JEDEC | EIAJ |  |  |
| SOT314-2 |  |  |  |  | $-94-01-07$ |  |

## SOLDERING

## Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.
This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398652 90011).

## Reflow soldering

Reflow soldering techniques are suitable for all LQFP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to $250^{\circ} \mathrm{C}$.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at $45^{\circ} \mathrm{C}$.

## Wave soldering

Wave soldering is not recommended for LQFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The footprint must be at an angle of $45^{\circ}$ to the board direction and must incorporate solder thieves downstream and at the side corners.

Even with these conditions, do not consider wave soldering LQFP packages LQFP48 (SOT313-2), LQFP64 (SOT314-2) or LQFP80 (SOT315-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is $260^{\circ} \mathrm{C}$, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than $150^{\circ} \mathrm{C}$ within 6 seconds. Typical dwell time is 4 seconds at $250^{\circ} \mathrm{C}$.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## Repairing soldered joints

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V ) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300^{\circ} \mathrm{C}$. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and $320^{\circ} \mathrm{C}$.

## Advanced Auto Control Function (A2CF)

## DEFINITIONS

| Data sheet status |  |
| :--- | :--- |
| Objective specification | This data sheet contains target or goal specifications for product development. |
| Preliminary specification | This data sheet contains preliminary data; supplementary data may be published later. |
| Product specification | This data sheet contains final product specifications. |
| Limiting values | Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or <br> more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation <br> of the device at these or at any other conditions above those given in the Characteristics sections of the specification <br> is not implied. Exposure to limiting values for extended periods may affect device reliability. |

## Application information

Where application information is given, it is advisory and does not form part of the specification.

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

## NOTES

## NOTES

# Philips Semiconductors - a worldwide company 

Argentina: see South America
Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,
Tel. +61 29805 4455, Fax. +61 298054466
Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213,
Tel. +43 160 101, Fax. +43 1601011210
Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172200 733, Fax. +375 172200773
Belgium: see The Netherlands
Brazil: see South America
Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA,
Tel. +3592689 211, Fax. +3592689102
Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 8002347381
China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 23197700
Colombia: see South America
Czech Republic: see Austria
Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 3288 2636, Fax. +45 31571949
Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +358 9 615800, Fax. +358 9 61580/xxx
France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. +33 14099 6161, Fax. +33 140996427
Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 402353 60, Fax. +49 4023536300
Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS,
Tel. +30 14894 339/239, Fax. +30 14814240
Hungary: see Austria
India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, MUMBAI 400 018, Tel. +91 224938 541, Fax. +91 224938722

## Indonesia: see Singapore

Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 17640 000, Fax. +353 17640200
Israel: RAPAC Electronics, 7 Kehilat Saloniki St, TEL AVIV 61180, Tel. +972 3645 0444, Fax. +972 36491007
Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3,
20124 MILANO, Tel. +39 26752 2531, Fax. +39 267522557
Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108,
Tel. +81 33740 5130, Fax. +81 337405077
Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2709 1412, Fax. +82 27091415
Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3750 5214, Fax. +60 37574880
Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 8002347381
Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,
Tel. +31 4027 82785, Fax. +31 402788399
New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9849 4160, Fax. +64 98497811
Norway: Box 1, Manglerud 0612, OSLO,
Tel. +472274 8000, Fax. +4722748341
Philippines: Philips Semiconductors Philippines Inc.,
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,
Metro MANILA, Tel. +63 2816 6380, Fax. +63 28173474
Poland: UI. Lukiska 10, PL 04-123 WARSZAWA,
Tel. +48 22612 2831, Fax. +48 226122327
Portugal: see Spain
Romania: see Italy
Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW,
Tel. +7 095247 9145, Fax. +7 0952479144
Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231,
Tel. +65 350 2538, Fax. +65 2516500
Slovakia: see Austria
Slovenia: see Italy
South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11470 5911, Fax. +27114705494
South America: Rua do Rocio 220, 5th floor, Suite 51, 04552-903 São Paulo, SÃO PAULO - SP, Brazil,
Tel. +55 11821 2333, Fax. +55 118291849
Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 3301 6312, Fax. +34 33014107
Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 8632 2000, Fax. +46 86322745
Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +41 1488 2686, Fax. +41 14817730
Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66,
Chung Hsiao West Road, Sec. 1, P.O. Box 22978,
TAIPEl 100, Tel. +886 2382 4443, Fax. +886 23824444
Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. +66 2745 4090, Fax. +66 23980793
Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,
Tel. +90 212279 2770, Fax. +90 2122826707
Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44264 2776, Fax. +380442680461
United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. +44 181730 5000, Fax. +44 1817548421
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 8002347381
Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 11625 344, Fax.+381 11635777

For all other countries apply to: Philips Semiconductors, Marketing \& Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 402724825
© Philips Electronics N.V. 1996
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

PHILIPS

