
INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC02 1996 Jul 17



HILIPS

### FEATURES

- (204, 188 and 17) Digital Video Broadcasting (DVB) compliant Reed Solomon (RS) codes
- Automatic synchronization of bytes, blocks and frame
- Convolutional de-interleaving (I = 12)
- Energy dispersal de-randomizing
- Contained in a 44-pin quad flat package
- I<sup>2</sup>C-bus interface
- 6 quasi-bidirectional ports
- Boundary scan facility.

### QUICK REFERENCE DATA



## APPLICATIONS

 Forward Error Correction (FEC) for digital TV distribution according to the DVB standard.


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	operational supply voltage	4.75	5.00	5.25	V
I <sub>DD(tot)</sub>	total supply current	_	65	-	mA
T <sub>CLK</sub>	input clock period	_	31.5	_	ns

### ORDERING INFORMATION

		PACKAGE	
	NAME	DESCRIPTION	VERSION
SAA7207H/C1	QFP44	plastic quad flat package; 44 leads (lead length 1.3 mm); body $10 \times 10 \times 1.75$ mm	SOT307-2

# SAA7207H

## **BLOCK DIAGRAM**



# SAA7207H

# PINNING


SYMBOL	PIN	I/O	DESCRIPTION		
SCL	1	I	serial clock input (I <sup>2</sup> C-bus)		
NOSYNC	2	0	not synchronized output (1 = not synchronized)		
TRST	3	I	boundary scan test reset (0 = active)		
ТСК	4	I	boundary scan test clock boundary scan test mode select (1 = BST select)		
TMS	5	I	boundary scan test mode select (1 = BST select) boundary scan test data input		
TDI	6	I	boundary scan test data input boundary scan test data output		
TDO	7	0	boundary scan test data output ground		
V <sub>SS</sub>	8	_	ground		
BCLK	9	O*(1)	byte clock output		
V <sub>DD</sub>	10	_	positive supply voltage		
BYTEO0	11	O*(1)	output data byte 0 (LSB)		
BYTEO1	12	O*(1)	output data byte 1		
BYTEO2	13	O*(1)	output data byte 2		
V <sub>SS</sub>	14	_	ground		
BYTEO3	15	O*(1)	output data byte 3		
BYTEO4	16	O*(1)	output data byte 4       output data byte 5		
BYTEO5	17	O*(1)	output data byte 5       positive supply voltage		
V <sub>DD</sub>	18	_			
BYTEO6	19	O*(1)	output data byte 6		
BYTEO7	20	O*(1)	output data byte 7 (MSB)		
ŌE	21	I	output enable not (active LOW; $1 = O^{*(1)}$ high impedance)		
V <sub>SS</sub>	22	_	ground		
BERR	23	O*(1)	block error output (1 = uncorrectable block)		
BEGIN	24	O*(1)	begin of block output (1st byte of block is output)		
V <sub>DD</sub>	25	_	positive supply voltage		
V <sub>SS</sub>	26	_	ground		
PORT5	27	I/O	quasi-bidirectional port 5		
PORT4	28	I/O	quasi-bidirectional port 4		
PORT3	29	I/O	quasi-bidirectional port 3		
PORT2	30	I/O	quasi-bidirectional port 2		
PORT1	31	I/O	quasi-bidirectional port 1		
PORT0	32	I/O	quasi-bidirectional port 0		
V <sub>DD</sub>	33	_	quasi-bidirectional port 0       positive supply voltage		
VALI	34	I	<pre>positive supply voltage valid input (1 = data is valid)</pre>		
DATA1	35	I	valid input (1 = data is valid) input data 1 (MSB)		
DATA0	36	I	input data 0 (LSB)		
V <sub>SS</sub>	37	_	ground		
CLK	38	I	master clock input (also acting as input data clock)		
V <sub>DD</sub>	39	_	positive supply voltage		
V <sub>SS</sub>	40	_	ground		

SAA7207H

SYMBOL	PIN	I/O	DESCRIPTION
TC0	41	Ι	test mode control input 0 (0 = application mode)
TC1	42	I	test mode control input 1 (0 = application mode)
RESET	43	I	master reset input (1 = active)
SDA	44	I/O	bidirectional serial data port (I <sup>2</sup> C-bus)

### Note

1. When  $\overline{OE}$  is active (pin 21 = HIGH), all O<sup>\*</sup> outputs become high impedance.



# FUNCTIONAL DESCRIPTION

# Input interface (see Fig.3)

1996 Jul 17

The received input data stream is a sequence which is interpreted as a stream of bytes. The bits are assumed to be non-byte aligned and sent in MSB to LSB order. New data may be present at the input pins on each rising edge of the master clock input (CLK). Valid data is indicated by VALI = HIGH. When VALI = LOW the data is not valid and will be neglected. There are no limitations imposed on valid/non-valid sequences. The Quadrature Amplitude Modulation (QAM) of the input data is given in Table 1.

ומחוב		יוול מויול	יחתם וווירית	טומווטוי, ווי											
					0	QUADRA	QUADRATURE AMPLITUDE MODULATION <sup>(2)</sup>		E MODUI						
SLOT		256 QAM	_		64 QAM			32 QAM			16 QAM			4 QAM	
	DATA1	рата1 рата0	VALI	DATA1	DATA0	VALI	DATA1 DATA0	DATA0	VALI	DATA1	DATA1 DATA0	VALI	DATA1	DATA1 DATA0	VALI
0	S <sub>n-1</sub> [7]	S <sub>n-1</sub> [7] S <sub>n-1</sub> [6]	-	S <sub>n-1</sub> [5]	S <sub>n-1</sub> [4]	-	S <sub>n-1</sub> [4]	S <sub>n-1</sub> [4] S <sub>n-1</sub> [3]	-	S <sub>n-1</sub> [3]	S <sub>n-1</sub> [2]	-	S <sub>n-1</sub> [1]	S <sub>n-1</sub> [0]	-
-	S <sub>n-1</sub> [5]	S <sub>n-1</sub> [5] S <sub>n-1</sub> [4]	٢	S <sub>n-1</sub> [3]	S <sub>n-1</sub> [3] S <sub>n-1</sub> [2]	-	S <sub>n-1</sub> [2]	S <sub>n-1</sub> [2] S <sub>n-1</sub> [1]	-	S <sub>n-1</sub> [1]	S <sub>n-1</sub> [0]	1	Х	×	0
2	S <sub>n-1</sub> [3]	S <sub>n-1</sub> [3] S <sub>n-1</sub> [2]	F	S <sub>n-1</sub> [1]	S <sub>n-1</sub> [0]	-	×	Х	0	Х	Х	0	Х	×	0
3	S <sub>n-1</sub> [1]	S <sub>n-1</sub> [1] S <sub>n-1</sub> [0]	٢	Х	×	0	Х	Х	0	Х	×	0	Х	×	0
4	S <sub>n</sub> [7]	S <sub>n</sub> [6]	٢	S <sub>n</sub> [5]	S <sub>n</sub> [4]	-	S <sub>n-1</sub> [0]	S <sub>n</sub> [4]	-	S <sub>n</sub> [3]	S <sub>n</sub> [2]	1	S <sub>n</sub> [1]	S <sub>n</sub> [0]	٢
5	S <sub>n</sub> [5]	S <sub>n</sub> [4]	F	S <sub>n</sub> [3]	S <sub>n</sub> [2]	<del>.</del>	S <sub>n</sub> [3]	S <sub>n</sub> [2]	٢	S <sub>n</sub> [1]	S <sub>n</sub> [0]	٢	Х	×	0
9	S <sub>n</sub> [3]	S <sub>n</sub> [2]	-	S <sub>n</sub> [1]	S <sub>n</sub> [0]	-	S <sub>n</sub> [1]	S <sub>n</sub> [0]	-	Х	×	0	Х	×	0
7	S <sub>n</sub> [1]	S <sub>n</sub> [0]	-	×	×	0	×	×	0	×	×	0	×	×	0

# . ŝ ( •

# Notes

6

X = don't care.

The numbers given in parenthesis refer to the bit numbers. ц Сі

Reed Solomon decoder IC

Г

Τ

Т Т 

# SAA7207H

Synchronization (see Fig.4)

The input stream is interpreted as a stream of bytes consisting of blocks which;

- Have a fixed 204 byte length
- Start with 1 synchronization byte.

Both de-interleaving and Reed Solomon decoding are based on this block structure. Energy dispersal descrambling is based on frames consisting of 8 blocks. The first block of a frame has a sync byte of B8H, and the remaining 7 blocks have a sync byte of 47H.

Consequently, there are 2 synchronization processes:

- 1. Synchronization process 1: handles byte alignment and block synchronization. It is based on a state machine running from state 0 (out of sync) to state 6 (fully synchronized).
- Synchronization process 2: handles frame synchronization for de-scrambling. It is based on the detection of a B8H sync byte (after Reed Solomon correction). Whenever such a sync byte is detected at the beginning of a correct/corrected block, a free running 'block of frame counter' is synchronized/resynchronized.

With reference to note 2 in Fig 4, BERR is asserted at the beginning of each new RS word (rising edge of BEGIN). NOSYNC = 0 when 6 consecutive sync bytes have been detected. BERR = 0 when the beginning of a frame has been detected (de-scrambler lock) and not more than 8 bytes were wrong. When more than 8 bytes are wrong, the BERR stays at logic 1 during the length of the word.

## De-interleaving (see Fig.5)

Input data is interleaved, conforming a convolutional interleaving scheme. If we describe a Reed Solomon block as a 0 to 203 one dimensional byte array then;

- Interleaving means that byte N of each block (N = 0 to 203) has been delayed by exactly D1 blocks (D1 = N mod 12)
- So to de-interleave byte N of each block (N = 0 to 203) has to be delayed by D2 blocks [D2 = (203-N) mod 12].

## Reed Solomon decoder

The IC contains a high throughput Reed Solomon decoder consisting of three fully pipelined hardware units that execute finite field computations on de-interleaved input data blocks with lengths of 204 bytes. Each of the units is dedicated to one of the following decoder algorithm stages;

- 1. Power sum polynomial (syndrome) calculation
- 2. Execution of the Euclidean algorithm to find the error locator polynomial and the error evaluator polynomial
- 3. Execution of a Chien search to find the roots of the error locator polynomial. For each root the error value is calculated (Forney algorithm) and stored in memory.

Code generator polynomial:

g (X) = (X + L0), (X + L1), (X + L2) to (X + L15) where L = 02H

Field generator polynomial:

p(X) = X8 + X4 + X3 + X2 + 1

## **Error correction**

The error correction unit corrects the errors as calculated by the Reed Solomon unit if, and only if, they are correctable. If not, the block is sent to the output unmodified (i.e. as received). If 'Transport Error Indicator' (TEI = first bit after sync byte) modification is enabled the error flag is set in all uncorrectable blocks.

In all cases the 16 parity bytes are stripped (the output is set to zero; BCLK is stopped) from the block reducing it to 188 bytes length.

## **De-randomizing**

The energy dispersal descrambling algorithm is based on a 15 bit shift register which is initialised upon the arrival of the Least Significant Bit (LSB) of the first byte of each frame. De-scrambling is disabled for all sync bytes.

## Output interface (see Fig.6)

The output data stream consists of a sequence of bytes (BYTEO 7 is the MSB). A new byte is present at the output pins at each rising edge of the byte clock. The BEGIN output is asserted for the first byte of a block and negated elsewhere. The BERR output is asserted during uncorrectable and/or unsynchronized blocks and negated during correct/corrected blocks.

SAA7207H

### Mode of operation

Table 2	Mode of operation for boundary scan test
---------	------------------------------------------

PIN	INTERNAL CONNECTION	APPLICATION MODE (REED SOLOMON)	BOUNDARY SCAN TEST
TC0	pull-down	logic 0 or open-circuit	logic 0 or open-circuit
TC1	pull-down	logic 0 or open-circuit	logic 0 or open-circuit
TRST	pull-up	logic 0 <sup>(1)</sup>	logic 1 or open-circuit
TMS	pull-up	open-circuit	input
TCK	none	open-circuit	input
TDI	pull-up	open-circuit	input

### Note

1. The safest way to deactivate the Boundary Scan Test (BST) circuitry is to set TRST to logic 0.

### Control, monitoring and extension port interface

An I<sup>2</sup>C-bus slave transmitter interface is included to provide the possibilities for a host to send control data and/or read monitoring information. For details of the interface protocol and timing on the I<sup>2</sup>C-bus see "*The I<sup>2</sup>C-bus and how to use it*", 12NC number 9398 393 40011.

### Table 3Slave address

A6	A5	A4	A3	A2	A1	A0	R/W
1	1	0	1	0	0	1	X <sup>(1)</sup>

### Note

1. When X = 1 = read; when X = 0 = write.

**Table 4** Write  $(R/\overline{W} = 0)$ 

BYTE	LOGIC	LEVEL	DESCRIPTION <sup>(1)</sup>
1st byte	0	0	output data Port 5 to Port 0
2nd byte <sup>(2)</sup>	ERF <sup>(3)</sup>	0	mode control Port 5 to Port 0

### Notes

1. Output data bits for port 5 to port 0; mode control bits for Port 5 to Port 0 (1 = input, 0 = output).

2. Sending the 2nd byte will force the IC to reset.

3. When ERF = 1 the error flag is set for uncorrectable blocks; when ERF = 0 the error flag is always left unmodified; default: ERF = 1, mode control = 111111 (default = default value after a hardware reset).

# SAA7207H

### **Table 5** Read $(R/\overline{W} = 1)$

BYTE	LOGIC	LEVEL	DESCRIPTION
1st byte	0	0	input data Port 5 to Port 0 <sup>(1)</sup>
2nd byte	S <sup>(2)</sup>	_	bits 22 to 16 of CorrCount
3rd byte	_	_	bits 15 to 8 of CorrCount
4th byte	_	—	bits 7 to 0 of CorrCount


### Notes


- 1. Input data bits for Port 5 to Port 0.
- 2. When S = 0 it is in sync status; when S = 1 it is in no sync status.


The CorrCount is an estimation for the Byte Error Rate (BER) of the channel. This estimation is good for a high signal-to-noise ratio (SNR); then all uncorrected blocks will not have more than 9 errors. The CorrCount is incremented by 1 for each corrected byte. Each uncorrectable or unsychronized block will increment the CorrCount by 9. The CorrCount will saturate at '7FFFFH' so that value actually means 'counter overflow'.

A CorrCount reset is caused by the following:


- A hardware or software reset
- Reading the 4th byte.







# SAA7207H



# LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V <sub>DD</sub>	supply voltage	-0.3	+6.0	V
Vi	input voltage	0	V <sub>DD</sub>	V
li	input current	-10	+10	mA
I <sub>o</sub>	output current	-20	+20	mA
T <sub>stg</sub>	storage temperature	-55	+150	°C
T <sub>amb</sub>	operating ambient temperature	0	70	°C

### HANDLING

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

Every pin withstands the ESD test in accordance with MIL-STD-883C category B (2000 V). Every pin withstands the ESD test in accordance with Philips Semiconductors Machine Model; 0  $\Omega$ , 200 pF (200 V)

## THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>thj-a</sub>	thermal resistance from junction to ambient in free air	61	K/W

# SAA7207H

# CHARACTERISTICS


 $V_{DD}$  = 5 V;  $T_{amb}$  = 25 °C; see notes 1 and 2; unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Digital inputs	: pins 35, 36 and 34 (DATA1, D	ATA0 and VALI); se	e Fig.7		ł	•
V <sub>IL</sub>	LOW level input voltage		-	_	0.8	V
V <sub>IH</sub>	HIGH level input voltage		2.0	_	_	V
t <sub>r</sub>	rise time		-	_	5	ns
t <sub>f</sub>	fall time		-	-	5	ns
t <sub>SU;DAT</sub>	set-up time		7	_	-	ns
t <sub>HD;DAT</sub>	hold time		5	_	_	ns
C <sub>li</sub>	input capacitance		-	5	-	pF
Digital output	ts: pins 11 to 13, 15 to 17, 19, 2	20, 24 and 23 (BYTE	O0 to BYTE	D7, BEGIN	and BERR); s	ee Fig.8
V <sub>OL</sub>	LOW level output voltage		0	_	0.1V <sub>DD</sub>	V
V <sub>OH</sub>	HIGH level output voltage		0.9V <sub>DD</sub>	_	V <sub>DD</sub>	V
t <sub>d</sub>	delay time	C <sub>L</sub> = 30 pF	2T <sub>CLK</sub> – 30	_	_	ns
t <sub>HD;DAT</sub>	hold time	C <sub>L</sub> = 30 pF	2T <sub>CLK</sub> – 30	_	_	ns
CL	load capacitance		-	_	30	pF
Clock input:	pin 38 (CLK)		•			1
t <sub>CLK</sub>	cycle time		-	31.5	-	ns
t <sub>w</sub>	pulse width	40 : 60 duty	12	_	19	ns
t <sub>r</sub>	rise time		-	_	5	ns
t <sub>f</sub>	fall time		-	_	5	ns
Clock output	: pin 9 (BCLK)					
t <sub>BCLK</sub>	BCLK cycle time		4T <sub>CLK</sub>	_	_	ns
t <sub>ow(BCLK)</sub>	BCLK pulse width		2T <sub>CLK</sub> – 15	_	2T <sub>CLK</sub> + 15	ns


### Notes

1. Detailed timing of the RESET, NOSYNC, Port 0 to Port 5 and test pins is assumed not to be relevant for the application.

2. For a proper RESET procedure the RESET pin should be HIGH during at least 5 rising edges of the CLK pin.








# SAA7207H

### PACKAGE OUTLINE



# SAA7207H

# SOLDERING

### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

### **Reflow soldering**

Reflow soldering techniques are suitable for all QFP packages.

The choice of heating method may be influenced by larger plastic QFP packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For more information, refer to the Drypack chapter in our "Quality Reference Handbook" (order code 9398 510 63011).

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

### Wave soldering

Wave soldering is **not** recommended for QFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

# If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The footprint must be at an angle of 45° to the board direction and must incorporate solder thieves downstream and at the side corners.

### Even with these conditions, do not consider wave soldering the following packages: QFP52 (SOT379-1), QFP100 (SOT317-1), QFP100 (SOT317-2), QFP100 (SOT382-1) or QFP160 (SOT322-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## **Repairing soldered joints**

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

# SAA7207H

### DEFINITIONS

Data sheet status			
Objective specification	This data sheet contains target or goal specifications for product development.		
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.		
Product specification	This data sheet contains final product specifications.		
Limiting values			
more of the limiting values of the device at these or at	accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or may cause permanent damage to the device. These are stress ratings only and operation any other conditions above those given in the Characteristics sections of the specification limiting values for extended periods may affect device reliability.		
Application information			

Where application information is given, it is advisory and does not form part of the specification.

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

## PURCHASE OF PHILIPS I<sup>2</sup>C COMPONENTS



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.