

# signetics

## EXPANDABLE 2-2-2-3-INPUT AND-OR-INVERT GATE

S54H53-A,F,W • S54H54-A,F,W • N74H53-A,F • N74H54-A,F

DIGITAL 54/74 TTL SERIES


**S54H53**

**S54H54**

**N74H53**

**N74H54**


### SCHEMATIC DIAGRAM



### NOTES:

1. Component values shown are nominal.
2. Both expander inputs are used simultaneously for expanding.
3. If expander is not used leave X and  $\bar{X}$  pins open.
4. Expander inputs X and  $\bar{X}$  are functional on the S54H53 and

### PIN CONFIGURATIONS



N74H53 circuits only. Make no external connection to X and  $\bar{X}$  pins of the S54H54 and N74H54.

5. A total of four S54H60/N74H60 expander gates or one S54H62/N74H62 expander gate may be connected to the expander inputs.

### RECOMMENDED OPERATING CONDITIONS

Supply Voltage $V_{CC}$ : S54H53, S54H54 Circuits N74H53, N74H54 Circuits	MIN	NOM	MAX	UNIT
	4.5	5	5.5	V
	4.75	5	5.25	V
			10	
Normalized Fan-Out from each Output, N Operating Free-Air Temperature Range, $T_A$ : S54H53, S54H54 Circuits N74H53, N74H54 Circuits	-55	25	125	°C
	0	25	70	°C

### ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS*	TEST CONDITIONS*			UNIT
		MIN	TYP†	MAX	
$V_{in(1)}$	Logical 1 input voltage required at all input terminals of one AND section to ensure logical 0 at output	$V_{CC} = \text{MIN},$		2	V
$V_{in(0)}$	Logical 0 input voltage required at one input terminal of each AND section to ensure logical 1 at output	$V_{CC} = \text{MIN},$		0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$ $I_{load} = -500\mu\text{A}$	$V_{in} = 0.8\text{V},$	2.4	V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$ $I_{sink} = 20\text{mA}$	$V_{in} = 2\text{V},$	0.4	V
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{MAX},$	$V_{in} = 0.4\text{V}$	-2	mA

# DIGITAL 54/74 TTL SERIES ■ S54H54, N74H53, S54H54, N74H54

## ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{in(1)}$	Logical 1 level input current (each input) $V_{CC} = \text{MAX}$ , $V_{in} = 2.4V$			50	$\mu A$
$I_{OS}$	Short circuit output current** $V_{CC} = \text{MAX}$ , $V_{in} = 5.5V$	-40		-100	$mA$
$I_{CC(0)}$	Logical 0 level supply current $V_{CC} = \text{MAX}$ , $V_{in} = 4.5V$		9.4	14	$mA$
$I_{CC(1)}$	Logical 1 level supply current $V_{CC} = \text{MAX}$ , $V_{in} = 0$		7.1	11	$mA$

ELECTRICAL CHARACTERISTICS (S54H53 circuits only) using expander inputs,  $V_{CC} = 4.5V$ ,  $T_A = -55^\circ C$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{in\bar{X}}$	Expander-node input current $V_{\bar{X}} = 1.4V$			-5.85	$mA$
$V_{BE(Q)}$	Base-emitter voltage of output transistor Q $I_{sink} = 20mA$ , $I_1 = 700\mu A$ , $R_1 = 0$		1		$V$
$V_{out(1)}$	Logical 1 output voltage $I_{load} = -500\mu A$ , $I_2 = -320\mu A$	2.4			$V$
$V_{out(0)}$	Logical 0 output voltage $I_{sink} = 20mA$ , $I_1 = 470\mu A$ , $R_1 = 68\Omega$		0.4		$V$

ELECTRICAL CHARACTERISTICS (N74H53 circuits only) using expander inputs,  $V_{CC} = 4.75V$ ,  $T_A = 0^\circ C$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{in\bar{X}}$	Expander-node input current $V_{\bar{X}} = 1.4V$			-6.3	$mA$
$V_{BE(Q)}$	Base-emitter voltage of output transistor Q $I_{sink} = 20mA$ , $I_1 = 1.1mA$ , $R_1 = 0$		1		$V$
$V_{out(1)}$	Logical 1 output voltage $I_{load} = -500\mu A$ , $I_2 = -570\mu A$	2.4			$V$
$V_{out(0)}$	Logical 0 output voltage $I_{sink} = 20mA$ , $I_1 = 600\mu A$ , $R_1 = 63\Omega$		0.4		$V$

SWITCHING CHARACTERISTICS,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ ,  $N = 10$ , expander pins are open

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{pd0}$	Propagation delay time to logical 0 level $C_L = 25pF$ , $R_L = 280\Omega$	6.2	11		ns
$t_{pd1}$	Propagation delay time to logical 1 level $C_L = 25pF$ , $R_L = 280\Omega$	7	11		ns

SWITCHING CHARACTERISTICS, (S54H53/N74H53 circuits only)  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ ,  $N = 10$ ,  $C_X = 15 pF$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{pd0}$	Propagation delay time to logical 0 level $C_L = 25pF$ , $R_L = 280\Omega$		7.4		ns
$t_{pd1}$	Propagation delay time to logical 1 level $C_L = 25pF$ , $R_L = 280\Omega$		11.4		ns

\* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. Expander pins are open.

\*\* Duration of short circuit test should not exceed 1 second.

† All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ .