


### DESCRIPTION


The S5485 and N7485 perform magnitude comparison of straight binary and straight BCD (8421) codes. Three fully decoded decisions about two 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. When cascaded, the total time for comparison is the function of the word length; however, only a two-gate-level delay (12 ns) is added for each four-bit expansion.

These circuits are completely compatible with most TTL and DTL families. Typical average power dissipation is 275 milliwatts. The S5485 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; The N7485 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

### PIN CONFIGURATION



### FUNCTIONAL BLOCK DIAGRAM



### TRUTH TABLE

COMPARING INPUTS				CASCADING INPUTS			OUTPUTS		
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B	A > B	A < B	A = B
A3 > B3	X	X	X	X	X	X	H	L	L
A3 < B3	X	X	X	X	X	X	L	H	L
A3 = B3	A2 > B2	X	X	X	X	X	H	L	L
A3 = B3	A2 < B2	X	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 > B1	X	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 < B1	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 > B0	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 = B1	A0 < B0	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	L	L	H	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	H	L	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	H	L	L	H

NOTE: H = High level, L = Low level, X = Irrelevant.

# DIGITAL 54/74 TTL SERIES ■ S5485, N7485

## RECOMMENDED OPERATING CONDITIONS

	S5485			N7485			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	10			10			
Operating free-air temperature, $T_A$	-55		125	0		70	°C

## ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*	MIN	TYP**	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage				0.8	V
$V_I$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -400 \mu\text{A}$	2.4			V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$			0.4	V
$I_I$	Input current at maximum	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$	High-level input current	A < B, A > B inputs	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$		40	$\mu\text{A}$
		all other inputs			120	
$I_{IL}$	Low-level input current	A < B, A > B inputs	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-1.6	mA
		all other inputs			-4.8	
$I_{OS}$	Short-circuit output current ‡	$V_{CC} = \text{MAX}, V_O = 0$	S5485 -20		-55	mA
			N7485		-55	
$I_{CC}$	Supply current	$V_{CC} = \text{MAX},$ See Note 1	55		88	mA

\*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

\*\*All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

‡Not more than one output should be shorted at a time.

NOTE 1:  $I_{CC}$  is measured with outputs open, A = B grounded, and all other inputs at 4.5 V.

## SWITCHING CHARACTERISTICS, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}, N = 10$


PARAMETER	FROM INPUT	TO OUTPUT	NUMBER OF GATE LEVELS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Any A or B data input	A > B, A < B	1	$C_L = 15 \text{ pF}, R_L = 400 \Omega,$ See Figure 1	7			ns
			2		12			
		3	17 26					
		4	23 35					
$t_{PHL}$	Any A or B data input	A < B, A > B	1		11			ns
			2		15			
		3	20 30					
		4	20 30					
$t_{PLH}$	A < B or A = B	A > B	1		7 11			ns
$t_{PHL}$	A < B or A = B	A > B	1		11 17			ns
$t_{PLH}$	A = B	A = B	2	13 20			ns	
$t_{PHL}$	A = B	A = B	2	11 17			ns	
$t_{PLH}$	A > B or A = B	A < B	1	7 11			ns	
$t_{PHL}$	A > B or A = B	A < B	1	11 17			ns	

$t_{PLH}$  = Propagation delay time, low-to-high-level output.


$t_{PHL}$  = Propagation delay time, high-to-low-level output.

PARAMETER MEASUREMENT INFORMATION

LOAD CIRCUIT



VOLTAGE WAVEFORMS



- NOTES: A. Input pulses are supplied by a pulse generator having the following characteristics:  
 PRR = 1 MHz, duty cycle = 50%,  $Z_{Out} \approx 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance  
 C. All diodes are 1N3064

FIGURE 1. PROPAGATION DELAY TIMES