

# DATA SHEET

**PCF8593**

Low power clock calendar

Product specification  
Supersedes data of June 1994  
File under Integrated Circuits, IC12

July 1994

**Philips Semiconductors**



**PHILIPS**

## Low power clock calendar

## PCF8593

### FEATURES

- I<sup>2</sup>C-bus interface operating supply voltage: 2.5 to 6.0 V
- Clock operating supply voltage ( $T_{amb} = 0$  to  $+70$  °C): 1.0 to 6.0 V
- Data retention voltage: 1.0 to 6.0 V
- External  $\overline{RESET}$  input pin
- Operating current ( $f_{scl} = 0$  Hz, 32 kHz time base,  $V_{DD} = 2.0$  V): typ. 1  $\mu$ A
- Clock function with four year calendar
- Universal timer with alarm and overflow indication
- 24 or 12 hour format
- 32.768 kHz or 50 Hz time base
- Serial input/output bus (I<sup>2</sup>C-bus)
- Automatic word address incrementing
- Programmable alarm, timer and interrupt function
- Space-saving SO8 package
- Slave address:
  - READ A3H
  - WRITE A2H.



### GENERAL DESCRIPTION

The PCF8593 is a CMOS Real-time clock/calendar optimized for low power consumption. Addresses and data are transferred serially via a two-line bidirectional bus (I<sup>2</sup>C-bus). The built-in word address register is incremented automatically after each written or read data byte. The built-in 32.768 kHz oscillator circuit and the first 8 registers are used for the clock/calendar and counter functions. The next 8 registers may be programmed as alarm registers or used as free RAM space.

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DD}$	supply voltage operating mode	I <sup>2</sup> C-bus active	2.5	6.0	V
		I <sup>2</sup> C-bus inactive	1.0	6.0	V
$I_{DD}$	supply current operating mode	$f_{scl} = 100$ kHz	–	200	$\mu$ A
$I_{DD}$	supply current clock mode	$f_{scl} = 0$ Hz; $V_{DD} = 5$ V	4.0	15.0	$\mu$ A
		$f_{scl} = 0$ Hz; $V_{DD} = 2$ V	1.0	8.0	$\mu$ A
$T_{amb}$	operating ambient temperature		–40	+85	°C
$T_{stg}$	storage temperature		–65	+150	°C

### ORDERING INFORMATION

TYPE NUMBER	PACKAGE			
	PINS	PIN POSITION	MATERIAL	CODE
PCF8593P	8	DIL	plastic	SOT97-1
PCF8593T	8	SO8	plastic	SOT96-1

Low power clock calendar

PCF8593

BLOCK DIAGRAM




Fig.1 Block diagram.

PINNING

SYMBOL	PIN	DESCRIPTION
OSCI	1	oscillator input, 50 Hz or event-pulse input
OSCO	2	oscillator output
RESET	3	reset input (active LOW)
V <sub>SS</sub>	4	negative supply
SDA	5	serial data input/output
SCL	6	serial clock input
INT	7	open drain interrupt output (active LOW)
V <sub>DD</sub>	8	positive supply




Fig.2 Pin configuration.

## Low power clock calendar

## PCF8593

### FUNCTIONAL DESCRIPTION

The PCF8593 contains sixteen 8-bit registers with an 8-bit auto-incrementing address register, an on-chip 32.768 kHz oscillator circuit, a frequency divider and a serial two-line bidirectional I<sup>2</sup>C-bus interface.

The first 8 registers (memory addresses 00 to 07) are designed as addressable 8-bit parallel registers. The first register (memory address 00) is used as a control/status register. The memory addresses 01 to 07 are used as counters for the clock function. The memory addresses 08 to 0F may be programmed as alarm registers or used as free RAM locations.

#### Counter function modes

When the control/status register is programmed, a 32.768 kHz clock mode, a 50 Hz clock mode or an event-counter mode can be selected.

In the clock modes the hundredths of a second, seconds, minutes, hours, date, month (four year calendar) and week day are stored in a BCD format. The timer register stores up to 99 days. The event counter mode is used to count pulses applied to the oscillator input (OSCO left open-circuit). The event counter stores up to 6 digits of data.

When one of the counters is read (memory locations 01 to 07), the contents of all counters are strobed into capture latches at the beginning of a read cycle. Therefore, faulty reading of the count during a carry condition is prevented.

When a counter is written, other counters are not affected.

#### Alarm function modes

By setting the alarm enable bit of the control/status register the alarm control register (address 08) is activated.

By setting the alarm control register a dated alarm, a daily alarm, a week day alarm or a timer alarm may be programmed. In the clock modes, the timer register

(address 07) may be programmed to count hundredths of a second, seconds, minutes, hours or days. Days are counted when an alarm is not programmed.

Whenever an alarm event occurs the alarm flag of the control/status register is set. A timer alarm event will set the alarm flag and an overflow condition of the timer will set the timer flag. The open-drain interrupt output is switched on (active LOW) when the alarm or timer flag is set (enabled). The flags remain set until directly reset by a write operation.

When a timer function without any function is programmed the remaining alarm registers (addresses 09 to 0F) may be used as free RAM space.

#### Control/status register

The control/status register is defined as the memory location 00 with free access for reading and writing via the I<sup>2</sup>C-bus. All functions and options are controlled by the contents of the control/status register (see Fig.3).

#### Counter registers

In the clock modes 24 h or 12 h format can be selected by setting the most significant bit of the hours counter register. The format of the hours counter is shown in Fig.5.

The year and date are packed into memory location 05 (see Fig 6). The weekdays and months are packed into memory location 06 (see Fig.7). When reading these memory locations the year and weekdays are masked out when the mask flag of the control/status register is set. This allows the user to read the date and month count directly.

In the event-counter mode events are stored in BCD format. D5 is the most significant and D0 the least significant digit. The divider is by-passed.

In the different modes the counter registers are programmed and arranged as shown in Fig.4. Counter cycles are listed in Table 1.

Low power clock calendar

PCF8593





Fig.3 Control/status register.

Low power clock calendar

PCF8593



CLOCK MODES




EVENT COUNTER

MBD811

Fig.4 Register arrangement.

Low power clock calendar

PCF8593



## Low power clock calendar

## PCF8593

**Table 1** Cycle length of the time counters, clock modes.

UNIT	COUNTING CYCLE	CARRY TO NEXT UNIT	CONTENTS OF THE MONTH COUNTER
Hundredths of a second	00 to 99	99 to 00	–
Seconds	00 to 59	59 to 00	–
Minutes	00 to 59	59 to 00	–
Hours (24 h)	00 to 23	23 to 00	–
Hours (12 h)	12 AM	–	–
	01 AM to 11 AM	–	–
	12 PM	–	–
	01 PM to 11 PM	11 PM to 12 AM	–
Date	01 to 31	31 to 01	1, 3, 5, 7, 8, 10 and 12
	01 to 30	30 to 01	4, 6, 9 and 11
	01 to 29	29 to 01	2, year = 0
	01 to 28	28 to 01	2, year = 1, 2 and 3
Months	01 to 12	12 to 01	–
Year	0 to 3	–	–
Weekdays	0 to 6	6 to 0	–
Timer	00 to 99	no carry	–

**Alarm control register**

When the alarm enable bit of the control/status register is set (address 00, bit 2) the alarm control register (address 08) is activated. All alarm, timer, and interrupt output functions are controlled by the contents of the alarm control register (see Fig.8).

**Alarm registers**

All alarm registers are allocated with a constant address offset of hexadecimal 08 to the corresponding counter registers (see Fig.4; Register arrangement).

An alarm signal is generated when the contents of the alarm registers matches bit-by-bit the contents of the involved counter registers. The year and weekday bits are ignored in a dated alarm. A daily alarm ignores the month and date bits. When a weekday alarm is selected, the contents of the alarm weekday/month register will select the weekdays on which an alarm is activated (see Fig.9).

**Remark:** in the 12 h mode, bits 6 and 7 of the alarm hours register must be the same as the hours counter.



Low power clock calendar

PCF8593





Fig.8 Alarm control register; clock mode.

Low power clock calendar

PCF8593



**Timer**

The timer (location 07) is enabled by setting the control/status register = XX0X X1XX. The timer counts up from 0 (or a programmed value) to 99. On overflow, the timer resets to 0. The timer flag (LSB of control/status register) is set on overflow of the timer. This flag must be reset by software. The inverted value of this flag can be transferred to the external interrupt by setting bit 3 of the alarm control register.

Additionally, a timer alarm can be programmed by setting the timer alarm enable (bit 6 of the alarm control register). When the value of the timer equals a pre-programmed value in the alarm timer register (location 0F), the alarm flag is set (bit 1 of the control/status register). The inverted value of the alarm flag can be transferred to the external interrupt by enabling the alarm interrupt (bit 6 of the alarm control register).

Resolution of the timer is programmed via the 3 LSBs of the alarm control register (see Fig.11; Alarm and timer Interrupt logic diagram).


**Event counter mode**

Event counter mode is selected by bits 4 and 5 which are logic 1, 0 in the control/status register. The event counter mode is used to count pulses externally applied to the oscillator input (OSCO left open-circuit). The event counter stores up to 6 digits of data, which are stored as 6 hexadecimal values located in locations 1, 2, and 3. Thus, up to 1 million events may be recorded.

An event counter alarm occurs when the event counter registers match the value programmed in locations 9, A, and B, and the event alarm is enabled (bits 4 and 5 which are logic 0, 1 in the alarm control register). In this event, the alarm flag (bit 1 of the control/status register) is set. The inverted value of this flag can be transferred to the interrupt pin (pin 7) by setting the alarm interrupt enable in the alarm control register. In this mode, the timer (location 07) increments once for every one, one-hundred, ten thousand, or 1 million events, depending on the value programmed in bits 0,1 and 2 of the alarm control register. In all other events, the timer functions are as in the clock mode.

Low power clock calendar

PCF8593




**Interrupt output**

The conditions for activating the open-drain n-channel interrupt output  $\overline{\text{INT}}$  (active LOW) are determined by appropriate programming of the alarm control register. These conditions are clock alarm, timer alarm, timer overflow, and event counter alarm. An interrupt occurs when the alarm flag or the timer flag is set, and the corresponding interrupt is enabled. In all events, the interrupt is cleared only by software resetting of the flag which initiated the interrupt.

In the clock mode, if the alarm enable is not activated (alarm enable bit of control/status register is logic 0), the interrupt output toggles at 1 Hz with a 50% duty cycle (may be used for calibration). The OFF voltage of the interrupt output may exceed the supply voltage, up to a maximum of 6.0 V. A logic diagram of the interrupt output is shown in Fig.11.

Low power clock calendar

PCF8593



MBD818

(1) If the alarm enable bit of the control/status register is reset (logic 0), a 1 Hz signal can be observed on the interrupt pin  $\overline{\text{INT}}$ .

Fig.11 Alarm and timer interrupt logic diagram.

## Low power clock calendar

## PCF8593

**Oscillator and divider**

A 32.768 kHz quartz crystal has to be connected to OSC1 (pin 1) and OSC0 (pin 2). A trimmer capacitor between OSC1 and  $V_{DD}$  is used for tuning the oscillator (see Chapter "Application information" ; Section "Quartz frequency adjustment"). A 100 Hz clock signal is derived from the quartz oscillator for the clock counters.

In the 50 Hz clock mode or event-counter mode the oscillator is disabled and the oscillator input is switched to a high-impedance state. This allows the user to feed the 50 Hz reference frequency or an external high-speed event signal into the input OSC1.


**DESIGNING**

When designing the printed-circuit board layout, keep the oscillator components as close to the IC package as possible, and keep all other signal lines as far away as possible. In applications involving tight packing of components, shielding of the oscillator may be necessary. AC coupling of extraneous signals can introduce oscillator inaccuracy.

**Initialization (see Fig.12)**

Note that immediately following power-on, all internal registers are undefined and, following a  $\overline{\text{RESET}}$  pulse on pin 3, must be defined via software. Attention should be paid to the possibility that the device may be initially in event-counter mode, in which event the oscillator will not operate. Over-ride can be achieved via software.

Reset is accomplished by applying an external  $\overline{\text{RESET}}$  pulse (active LOW) at pin 3. When reset occurs the I<sup>2</sup>C-bus interface is reset. The control/status register and all clock counters are not affected by  $\overline{\text{RESET}}$ .  $\overline{\text{RESET}}$  must return HIGH during device operation.



An RC combination can also be utilized to provide a power-on  $\overline{\text{RESET}}$  signal at pin 3. In this event, the values of the RC must fulfil the following relationship to guarantee power-on reset (see Fig.12).

$\overline{\text{RESET}}$  input must be  $\leq 0.3V_{DD}$  when  $V_{DD}$  reaches  $V_{DDmin}$  (or higher).

It is recommended to set the stop counting flag of the control/status register before loading the actual time into the counters. Loading of illegal states may lead to a temporary clock malfunction.

Low power clock calendar


PCF8593

**CHARACTERISTICS OF THE I<sup>2</sup>C-BUS**

The I<sup>2</sup>C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.


**Bit transfer**

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.



**Start and stop conditions**

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).



# Low power clock calendar

# PCF8593

### System configuration

A device generating a message is a 'transmitter', a device receiving a message is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves'.




Fig.15 System configuration.

### Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges must pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




Fig.16 Acknowledgement on the I<sup>2</sup>C-bus.

Low power clock calendar

PCF8593

I<sup>2</sup>C-bus protocol

Before any data is transmitted on the I<sup>2</sup>C-bus, the device which should respond is addressed first. The addressing is always carried out with the first byte transmitted after the start procedure. The I<sup>2</sup>C-bus configuration for the different PCF8593 READ and WRITE cycles is shown in Figs 17, 18 and 19.




Fig.17 Master transmits to slave receiver (WRITE) mode.




Fig.18 Master reads after setting word address (write word address; READ data).



Low power clock calendar

PCF8593




Fig.19 Master reads slave immediately after first byte (READ mode).

## Low power clock calendar

## PCF8593

**LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$V_{DD}$	supply voltage (pin 8)	-0.8	+7.0	V
$I_{DD}$	supply current (pin 8)	-	50	mA
$I_{SS}$	supply current (pin 4)	-	50	mA
$V_I$	input voltage	-0.8	$V_{DD} + 0.8$	V
$I_I$	DC input current	-	10	mA
$I_O$	DC output current	-	10	mA
$P_{tot}$	total power dissipation per package	-	300	mW
$P_O$	power dissipation per output	-	50	mW
$T_{amb}$	operating ambient temperature	-40	+85	°C
$T_{stg}$	storage temperature	-65	+150	°C

**HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take precautions appropriate to handling MOS devices (see "Handling MOS Devices").

**DC CHARACTERISTICS**

$V_{DD} = 2.5$  to  $6.0$  V;  $V_{SS} = 0$  V;  $T_{amb} = -40$  to  $+85$  °C;  $f_{osc} = 32$  kHz; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT
<b>Supply</b>						
$V_{DD}$	supply voltage operating mode	I <sup>2</sup> C-bus active	2.5	-	6.0	V
		I <sup>2</sup> C-bus inactive	1.0	-	6.0	V
$V_{DDosc}$	quartz oscillator supply voltage	$T_{amb} = 0$ to $70$ °C; note 2	1.0	-	6.0	V
		$T_{amb} = -40$ to $85$ °C; note 2	1.2	-	6.0	V
$I_{DD}$	supply current operating mode	$f_{scl} = 100$ kHz; clock mode; note 3	-	-	200	μA
$I_{DD}$	supply current clock mode	$f_{scl} = 0$ Hz; $V_{DD} = 2$ V; inputs at $V_{DD}$ or $V_{SS}$	-	1.0	8.0	μA
		$f_{scl} = 0$ Hz; $V_{DD} = 5$ V; inputs at $V_{DD}$ or $V_{SS}$	-	4.0	15	μA
<b>SDA, SCL, <math>\overline{INT}</math> and RESET</b>						
$V_{IL}$	LOW level input voltage		0	-	$0.3V_{DD}$	V
$V_{IH}$	HIGH level input voltage		$0.7V_{DD}$	-	$V_{DD}$	V
$I_{OL}$	LOW level output current	$V_{OL} = 0.4$ V	3	-	-	mA
$I_{LI}$	input leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+1	μA
$C_I$	input capacitance	note 4	-	-	7	pF


Low power clock calendar

PCF8593

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT
<b>OSCI and <math>\overline{\text{RESET}}</math></b>						
$I_{LI}$	input leakage current	$V_I = V_{DD}$ or $V_{SS}$	-250	-	+250	nA
<b><math>\overline{\text{INT}}</math></b>						
$I_{OL}$	LOW level output current	$V_{OL} = 0.4 \text{ V}$	1	-	-	mA
$I_{LI}$	input leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+1	$\mu\text{A}$
<b>SCL</b>						
$C_I$	input capacitance	note 4	-	-	7	pF
$I_{LI}$	input leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+1	$\mu\text{A}$

Notes

1. Typical values measured at 25 °C.
2. When powering up the device,  $V_{DD}$  must exceed the specified minimum value by 300 mV to guarantee correct start-up of the oscillator.
3. Event counter mode; supply current dependent upon input frequency.
4. Tested on sample basis.



## Low power clock calendar

PCF8593

**AC CHARACTERISTICS** $V_{DD} = 2.5$  to  $6.0$  V;  $V_{SS} = 0$  V;  $T_{amb} = -40$  to  $+85$  °C; unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Oscillator</b>						
$C_{osc}$	integrated oscillator capacitance		20	25	30	pF
$\Delta f_{osc}$	oscillator stability	for $\Delta V_{DD} = 100$ mV; $T_{amb} = 25$ °C; $V_{DD} = 1.5$ V	–	$2 \times 10^{-7}$	–	
$f_i$	input frequency	note 1	–	–	1	MHz
<b>Quartz crystal parameters (f = 32.768 kHz)</b>						
$R_s$	series resistance		–	–	40	k $\Omega$
$C_L$	parallel load capacitance		–	10	–	pF
$C_T$	trimmer capacitance		5	–	25	pF
<b>I<sup>2</sup>C-bus timing (see Fig.21; notes 2 and 3)</b>						
$f_{SCL}$	SCL clock frequency		–	–	100	kHz
$t_{SP}$	tolerable spike width on bus		–	–	100	ns
$t_{BUF}$	bus free time		4.7	–	–	$\mu$ s
$t_{SU;STA}$	start condition set-up time		4.7	–	–	$\mu$ s
$t_{HD;STA}$	start condition hold time		4.0	–	–	$\mu$ s
$t_{LOW}$	SCL LOW time		4.7	–	–	$\mu$ s
$t_{HIGH}$	SCL HIGH time		4.0	–	–	$\mu$ s
$t_r$	SCL and SDA rise time		–	–	1.0	$\mu$ s
$t_f$	SCL and SDA fall time		–	–	0.3	$\mu$ s
$t_{SU;DAT}$	data set-up time		250	–	–	ns
$t_{HD;DAT}$	data hold time		0	–	–	ns
$t_{VD;DAT}$	SCL LOW to data out valid		–	–	3.4	$\mu$ s
$t_{SU;STO}$	stop condition set-up time		4.0	–	–	$\mu$ s

**Notes**

1. Event counter mode only.
2. All timing values are valid within the operating supply voltage and ambient temperature range and reference to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .
3. A detailed description of the I<sup>2</sup>C-bus specification, with applications, is given in brochure "The I<sup>2</sup>C-bus and how to use it". This brochure may be ordered using the code 9398 393 40011.

Low power clock calendar

PCF8593



# Low power clock calendar

# PCF8593

## APPLICATION INFORMATION

### Quartz frequency adjustment

#### METHOD 1: FIXED OSCIL CAPACITOR

By evaluating the average capacitance necessary for the application layout a fixed capacitor can be used. The frequency is best measured via the 1 Hz signal which can be programmed to occur at the interrupt output (pin 7). The frequency tolerance depends on the quartz crystal tolerance, the capacitor tolerance and the device-to-device tolerance (on average  $\pm 5 \times 10^{-6}$ ). Average deviations of  $\pm 5$  minutes per year can be achieved.

#### METHOD 2: OSCIL TRIMMER

Using the alarm function (via the I<sup>2</sup>C-bus) a signal faster than 1 Hz can be generated at the interrupt output for fast setting of a trimmer.

#### Procedure:

- Power-on
- Apply  $\overline{\text{RESET}}$
- Initialization (alarm functions).

#### Routine:


- Set clock to time T and set alarm to time T +  $\Delta T$
- At time T +  $\Delta T$  (interrupt) repeat routine.

#### METHOD 3: DIRECT OUTPUT

Direct measurement of oscillator output (accounting for test probe capacitance).


### Slave address

The PCF8593 has an internally fixed I<sup>2</sup>C-bus slave address.



Low power clock calendar


PCF8593



Low power clock calendar

PCF8593


PACKAGE OUTLINES





Low power clock calendar

PCF8593



Dimensions in mm.

Fig.25 Plastic small outline package; 8 leads (SOT96-1; SO8).

---

## Low power clock calendar

PCF8593

---

### SOLDERING

#### Plastic dual in-line packages

BY DIP OR WAVE

The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 s. The total contact time of successive solder waves must not exceed 5 s.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low-voltage soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 °C, it must not be in contact for more than 10 s; if between 300 and 400 °C, for not more than 5 s.

#### Plastic small-outline packages

BY WAVE

During placement and before soldering, the component must be fixed with a droplet of adhesive. After curing the adhesive, the component can be soldered. The adhesive can be applied by screen printing, pin transfer or syringe dispensing.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder bath is 10 s, if allowed to cool to less than 150 °C within 6 s. Typical dwell time is 4 s at 250 °C.

A modified wave soldering technique is recommended using two solder waves (dual-wave), in which a turbulent wave with high upward pressure is followed by a smooth laminar wave. Using a mildly-activated flux eliminates the need for removal of corrosive residues in most applications.

BY SOLDER PASTE REFLOW

Reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. Dwell times vary between 50 and 300 s according to method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 min at 45 °C.

REPAIRING SOLDERED JOINTS (BY HAND-HELD SOLDERING IRON OR PULSE-HEATED SOLDER TOOL)

Fix the component by first soldering two, diagonally opposite, end pins. Apply the heating tool to the flat part of the pin only. Contact time must be limited to 10 s at up to 300 °C. When using proper tools, all other pins can be soldered in one operation within 2 to 5 s at between 270 and 320 °C. (Pulse-heated soldering is not recommended for SO packages.)

For pulse-heated solder tool (resistance) soldering of VSO packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement.

## Low power clock calendar

PCF8593

**DEFINITIONS**

<b>Data sheet status</b>	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
<b>Limiting values</b>	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
<b>Application information</b>	
Where application information is given, it is advisory and does not form part of the specification.	

**LIFE SUPPORT APPLICATIONS**

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

**PURCHASE OF PHILIPS I<sup>2</sup>C COMPONENTS**

Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.