

Linear Products

DESCRIPTION

The PCF2112 is a single-chip, silicon-gate CMOS circuit designed to drive an LCD (Liquid Crystal Display) with up to 32 segments in direct drive; especially for low-voltage applications. A three-line bus structure enables serial data transfer with microcontrollers. All inputs are CMOS/NMOS compatible.

FEATURES

- 32 LCD segment drive capability
- Supply voltage 2.25 to 6.5V
- Low current consumption
- Serial data input
- CBUS control
- One-point built-in oscillator
- Expansion possibility


APPLICATIONS

- LCD displays
- Gauges
- Level/Volume indicators
- Thermometers


ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE
40-Pin Plastic DIP (SOT-129)	-40°C to +85°C	PCF2112PN
40-Pin Plastic SO (VSO-40; SOT-158A)	-40°C to +85°C	PCF2112TD

BLOCK DIAGRAM



PIN CONFIGURATION



LCD Driver

PCF2112

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V _{DD}	Supply voltage with respect to V _{SS}	-0.3 to 8	V
V _n	Voltage on any pin	V _{SS} - 0.3 to V _{DD} + 0.3	V
T _A	Operating ambient temperature range	-40 to +85	°C
T _{STG}	Storage temperature range	-65 to +125	°C

HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. How-

ever, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.

DC AND AC ELECTRICAL CHARACTERISTICS V_{DD} = 2.25 to 6.5V; V_{SS} = 0V; T_A = -40°C to +85°C; R_O = 1MΩ; C_O = 1.5nF, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
I _{DD}	Supply current	No external load		10	50	μA
I _{DD}	Supply current	No external load; T _A = -25°C to +85°C			30	μA
f _{LCD}	Display frequency	T = 1.5ms	30	40	50	Hz
R _S	Output resistance of each segment	I _O = μA			10	kΩ
R _{BP}	Output resistance of backplane				2	kΩ
V _{IH}	Input voltage HIGH	see Figure 7	2			V
V _{IL}	Input voltage LOW				0.6	V
Inputs CLB, DATA, DLEN¹						
C _{IN}	Input capacitance	For SOT-129 package			10	pF
C _{IN}		For SOT-158A package			5	pF
t _R , t _F	Rise and fall times	see Figure 1			10	μs
t _{WH}	CLB pulse width HIGH	see Figure 1	1			μs
t _{WL}	CLB pulse width LOW	see Figure 1	9			μs
t _{SUDA}	Data setup time DATA → CLB	see Figure 1	8			μs
t _{HDDA}	Data hold time DATA → CLB	see Figure 1	8			μs
t _{SUEN}	Enable setup time DLEN → CLB	see Figure 1	1			μs
t _{SUDI}	Disable setup time CLB → DLEN	see Figure 1	8			μs
t _{SULD}	Setup time (load pulse) DLEN → CLB	see Figure 1	8			μs
t _{BUSY}	Busy-time from load pulse to next start of transmission	see Figure 1	8			μs
t _{SULZ}	Setup time (leading zero) DATA → CLB	see Figure 1	8			μs

NOTE:

1. All timing values are referred to V_{IHmin} and V_{ILmax} (see Figure 1). If external resistors are used in the bus lines (see Figure 7), an extra time constant has to be added.

LCD Driver

PCF2112




Figure 1. CBUS Timing




Figure 2. Data Format

NOTES:






An LCD segment is activated when the corresponding DATA bit is HIGH.
 When DATA bit 33 is HIGH, the latches are loaded. CLB pulse 35 transfers data from shift register to latches.
 The following tests are carried out by the bus control logic:

- a. Test on leading zero.
- b. Test on number of DATA bits.
- c. Test of disturbed DLEN and DATA signals during transmission.

If one of the tests conditions is not filled, no action follows the load condition (load pulse with DLEN is LOW) and the driver is ready to receive new data.

LCD Driver

PCF2112



LCD Driver

PCF2112




Figure 8. Diagram Showing Expansion Possibility for an 8-Digit Plus 8 Decimal Points LCD