

OMAP-L137 Low-Power Applications Processor

Check for Samples: [OMAP-L137](#)

1 OMAP-L137 Low-Power Applications Processor

1.1 Features

- **Highlights**
 - Dual Core SoC
 - 375/456-MHz ARM926EJ-S™ RISC MPU
 - 375/456-MHz C674x VLIW DSP
 - TMS320C674x Fixed/Floating-Point VLIW DSP Core
 - Enhanced Direct-Memory-Access Controller 3 (EDMA3)
 - 128K-Byte RAM Shared Memory
 - Two External Memory Interfaces
 - Three Configurable 16550 type UART Modules
 - LCD Controller
 - Two Serial Peripheral Interfaces (SPI)
 - Multimedia Card (MMC)/Secure Digital (SD)
 - Two Master/Slave Inter-Integrated Circuit
 - One Host-Port Interface (HPI)
 - USB 1.1 OHCI (Host) With Integrated PHY (USB1)
- **Applications**
 - Industrial Diagnostics
 - Test and measurement
 - Military Sonar/ Radar
 - Medical measurement
 - Professional Audio
- **Software Support**
 - TI DSP/BIOS™
 - Chip Support Library and DSP Library
- **Dual Core SoC**
 - 375/456-MHz ARM926EJ-S™ RISC MPU
 - 375/456-MHz C674x VLIW DSP
- **ARM926EJ-S Core**
 - 32-Bit and 16-Bit (Thumb®) Instructions
 - DSP Instruction Extensions
 - Single Cycle MAC
 - ARM™ Jazelle® Technology
 - EmbeddedICE-RT™ for Real-Time Debug
- **ARM9 Memory Architecture**
 - 16K-Byte Instruction Cache
 - 16K-Byte Data Cache
- 8K-Byte RAM (Vector Table)
- 64K-Byte ROM
- **C674x Instruction Set Features**
 - Superset of the C67x+™ and C64x+™ ISAs
 - Up to 3648/2736 C674x MIPS/MFLOPS
 - Byte-Addressable (8-/16-/32-/64-Bit Data)
 - 8-Bit Overflow Protection
 - Bit-Field Extract, Set, Clear
 - Normalization, Saturation, Bit-Counting
 - Compact 16-Bit Instructions
- **C674x Two Level Cache Memory Architecture**
 - 32K-Byte L1P Program RAM/Cache
 - 32K-Byte L1D Data RAM/Cache
 - 256K-Byte L2 Unified Mapped RAM/Cache
 - Flexible RAM/Cache Partition (L1 and L2)
- **Enhanced Direct-Memory-Access Controller 3 (EDMA3):**
 - 2 Transfer Controllers
 - 32 Independent DMA Channels
 - 8 Quick DMA Channels
 - Programmable Transfer Burst Size
- **TMS320C674x Fixed/Floating-Point VLIW DSP Core**
 - Load-Store Architecture With Non-Aligned Support
 - 64 General-Purpose Registers (32 Bit)
 - Six ALU (32-/40-Bit) Functional Units
 - Supports 32-Bit Integer, SP (IEEE Single Precision/32-Bit) and DP (IEEE Double Precision/64-Bit) Floating Point
 - Supports up to Four SP Additions Per Clock, Four DP Additions Every 2 Clocks
 - Supports up to Two Floating Point (SP or DP) Reciprocal Approximation (RCPxP) and Square-Root Reciprocal Approximation (RSQRxP) Operations Per Cycle
 - Two Multiply Functional Units
 - Mixed-Precision IEEE Floating Point Multiply Supported up to:
 - 2 SP x SP -> SP Per Clock



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TMS320C6000, C6000 are trademarks of Texas Instruments.
ARM926EJ-S, ETM9, CoreSight are trademarks of ARM Limited.
All other trademarks are the property of their respective owners.

- 2 SP x SP -> DP Every Two Clocks
- 2 SP x DP -> DP Every Three Clocks
- 2 DP x DP -> DP Every Four Clocks
- Fixed Point Multiply Supports Two 32 x 32-Bit Multiplies, Four 16 x 16-Bit Multiplies, or Eight 8 x 8-Bit Multiplies per Clock Cycle, and Complex Multiples
- Instruction Packing Reduces Code Size
- All Instructions Conditional
- Hardware Support for Modulo Loop Operation
- Protected Mode Operation
- Exceptions Support for Error Detection and Program Redirection
- 128K-Byte RAM Shared Memory
- 3.3V LVCMOS IOs (except for USB interfaces)
- Two External Memory Interfaces:
 - EMIFA
 - NOR (8-/16-Bit-Wide Data)
 - NAND (8-/16-Bit-Wide Data)
 - 16-Bit SDRAM With 128MB Address Space
 - EMIFB
 - 32-Bit or 16-Bit SDRAM With 256MB Address Space
- Three Configurable 16550 type UART Modules:
 - UART0 With Modem Control Signals
 - Autoflow control signals (CTS, RTS) on UART0 only
 - 16-byte FIFO
 - 16x or 13x Oversampling Option
- LCD Controller
- Two Serial Peripheral Interfaces (SPI) Each With One Chip-Select
- Multimedia Card (MMC)/Secure Digital (SD) Card Interface with Secure Data I/O (SDIO)
- Two Master/Slave Inter-Integrated Circuit (I²C Bus™)
- One Host-Port Interface (HPI) With 16-Bit-Wide Muxed Address/Data Bus For High Bandwidth
- Programmable Real-Time Unit Subsystem (PRUSS)
 - Two Independent Programmable Realtime Unit (PRU) Cores
 - 32-Bit Load/Store RISC architecture
 - 4K Byte instruction RAM per core
 - 512 Bytes data RAM per core
 - PRU Subsystem (PRUSS) can be disabled via software to save power
 - Standard power management mechanism
- Clock gating
- Entire subsystem under a single PSC clock gating domain
- Dedicated interrupt controller
- Dedicated switched central resource
- USB 1.1 OHCI (Host) With Integrated PHY (USB1)
- USB 2.0 OTG Port With Integrated PHY (USB0)
 - USB 2.0 High-/Full-Speed Client
 - USB 2.0 High-/Full-/Low-Speed Host
 - End Point 0 (Control)
 - End Points 1,2,3,4 (Control, Bulk, Interrupt or ISOC) Rx and Tx
- Three Multichannel Audio Serial Ports:
 - Six Clock Zones and 28 Serial Data Pins
 - Supports TDM, I2S, and Similar Formats
 - DIT-Capable (McASP2)
 - FIFO buffers for Transmit and Receive
- 10/100 Mb/s Ethernet MAC (EMAC):
 - IEEE 802.3 Compliant (3.3-V I/O Only)
 - RMI Media Independent Interface
 - Management Data I/O (MDIO) Module
- Real-Time Clock With 32 KHz Oscillator and Separate Power Rail
- One 64-Bit General-Purpose Timer (Configurable as Two 32-Bit Timers)
- One 64-bit General-Purpose/Watchdog Timer (Configurable as Two 32-bit General-Purpose Timers)
- Three Enhanced Pulse Width Modulators (eHRPWM):
 - Dedicated 16-Bit Time-Base Counter With Period And Frequency Control
 - 6 Single Edge, 6 Dual Edge Symmetric or 3 Dual Edge Asymmetric Outputs
 - Dead-Band Generation
 - PWM Chopping by High-Frequency Carrier
 - Trip Zone Input
- Three 32-Bit Enhanced Capture Modules (eCAP):
 - Configurable as 3 Capture Inputs or 3 Auxiliary Pulse Width Modulator (APWM) outputs
 - Single Shot Capture of up to Four Event Time-Stamps
- Two 32-Bit Enhanced Quadrature Encoder Pulse Modules (eQEP)
- 256-Ball Pb-Free Plastic Ball Grid Array (PBGA) [ZKB Suffix], 1.0-mm Ball Pitch
- Commercial, Industrial, Extended, or Automotive Temperature

1.2 Description

The OMAP-L137 is a low-power applications processor based on an ARM926EJ-S™ and a C674x DSP core. It consumes significantly lower power than other members of the TMS320C6000™ platform of DSPs.

The OMAP-L137 enables OEMs and ODMs to quickly bring to market devices featuring robust operating systems support, rich user interfaces, and high processing performance life through the maximum flexibility of a fully integrated mixed processor solution.

The dual-core architecture of the OMAP-L137 provides benefits of both DSP and Reduced Instruction Set Computer (RISC) technologies, incorporating a high-performance TMS320C674x DSP core and an ARM926EJ-S core.

The ARM926EJ-S is a 32-bit RISC processor core that performs 32-bit or 16-bit instructions and processes 32-bit, 16-bit, or 8-bit data. The core uses pipelining so that all parts of the processor and memory system can operate continuously.

The ARM core has a coprocessor 15 (CP15), protection module, and Data and program Memory Management Units (MMUs) with table look-aside buffers. It has separate 16K-byte instruction and 16K-byte data caches. Both are four-way associative with virtual index virtual tag (VIVT). The ARM core also has a 8KB RAM (Vector Table) and 64KB ROM.

The OMAP-L137 DSP core uses a two-level cache-based architecture. The Level 1 program cache (L1P) is a 32KB direct mapped cache and the Level 1 data cache (L1D) is a 32KB 2-way set-associative cache. The Level 2 program cache (L2P) consists of a 256KB memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two. Although the DSP L2 is accessible by ARM and other hosts in the system, an additional 128KB RAM shared memory is available for use by other hosts without affecting DSP performance.

The peripheral set includes: a 10/100 Mb/s Ethernet MAC (EMAC) with a Management Data Input/Output (MDIO) module; two inter-integrated circuit (I2C) bus interfaces; 3 multichannel audio serial ports (McASP) with 16/12/4 serializers and FIFO buffers; 2 64-bit general-purpose timers each configurable (one configurable as watchdog); a configurable 16-bit host port interface (HPI) ; up to 8 banks of 16 pins of general-purpose input/output (GPIO) with programmable interrupt/event generation modes, multiplexed with other peripherals; 3 UART interfaces (one with \overline{RTS} and \overline{CTS}); 3 enhanced high-resolution pulse width modulator (eHRPWM) peripherals; 3 32-bit enhanced capture (eCAP) module peripherals which can be configured as 3 capture inputs or 3 auxiliary pulse width modulator (APWM) outputs; 2 32-bit enhanced quadrature pulse (eQEP) peripherals; and 2 external memory interfaces: an asynchronous and SDRAM external memory interface (EMIFA) for slower memories or peripherals, and a higher speed memory interface (EMIFB) for SDRAM.


The Ethernet Media Access Controller (EMAC) provides an efficient interface between the OMAP-L137 and the network. The EMAC supports both 10Base-T and 100Base-TX, or 10 Mbits/second (Mbps) and 100 Mbps in either half- or full-duplex mode. Additionally an Management Data Input/Output (MDIO) interface is available for PHY configuration.

The HPI, I2C, SPI, USB1.1 and USB2.0 ports allow the OMAP-L137 to easily control peripheral devices and/or communicate with host processors.

The rich peripheral set provides the ability to control external peripheral devices and communicate with external processors. For details on each of the peripherals, see the related sections later in this document and the associated peripheral reference guides.

The OMAP-L137 has a complete set of development tools for both the ARM and DSP. These include C compilers, a DSP assembly optimizer to simplify programming and scheduling, and a Windows™ debugger interface for visibility into source code execution.

1.3 Functional Block Diagram



Note: Not all peripherals are available at the same time due to multiplexing.

ADVANCE INFORMATION

| | | | | | |
|----------|--|---------------------------|----------|--|----------------------------|
| 1 | OMAP-L137 Low-Power Applications Processor | 1 | 5.9 | General-Purpose Input/Output (GPIO) | 76 |
| | 1.1 Features | 1 | 5.10 | EDMA | 79 |
| | 1.2 Description | 3 | 5.11 | External Memory Interface A (EMIFA) | 84 |
| | 1.3 Functional Block Diagram | 4 | 5.12 | External Memory Interface B (EMIFB) | 93 |
| | Revision History | 6 | 5.13 | Memory Protection Units | 100 |
| 2 | Device Overview | 7 | 5.14 | MMC / SD / SDIO (MMCSD) | 103 |
| | 2.1 Device Characteristics | 7 | 5.15 | Ethernet Media Access Controller (EMAC) | 106 |
| | 2.2 Device Compatibility | 8 | 5.16 | Management Data Input/Output (MDIO) | 111 |
| | 2.3 ARM Subsystem | 8 | 5.17 | Multichannel Audio Serial Ports (McASP0, McASP1, and McASP2) | 113 |
| | 2.4 DSP Subsystem | 11 | 5.18 | Serial Peripheral Interface Ports (SPI0, SPI1) | 126 |
| | 2.5 Memory Map Summary | 22 | 5.19 | Enhanced Capture (eCAP) Peripheral | 145 |
| | 2.6 Pin Assignments | 25 | 5.20 | Enhanced Quadrature Encoder (eQEP) Peripheral | 148 |
| | 2.7 Terminal Functions | 26 | 5.21 | Enhanced High-Resolution Pulse-Width Modulator (eHRPWM) | 150 |
| 3 | Device Configuration | 47 | 5.22 | LCD Controller | 154 |
| | 3.1 Boot Modes | 47 | 5.23 | Timers | 169 |
| | 3.2 SYSCFG Module | 48 | 5.24 | Inter-Integrated Circuit Serial Ports (I2C0, I2C1) | 171 |
| | 3.3 Pullup/Pulldown Resistors | 50 | 5.25 | Universal Asynchronous Receiver/Transmitter (UART) | 176 |
| 4 | Device Operating Conditions | 51 | 5.26 | USB1 Host Controller Registers (USB1.1 OHCI) | 178 |
| | 4.1 Absolute Maximum Ratings Over Operating Case Temperature Range (Unless Otherwise Noted) | 51 | 5.27 | USB0 OTG (USB2.0 OTG) | 179 |
| | 4.2 Recommended Operating Conditions | 52 | 5.28 | Host-Port Interface (UHPI) | 187 |
| | 4.3 Notes on Recommended Power-On Hours (POH) | 53 | 5.29 | Power and Sleep Controller (PSC) | 194 |
| | 4.4 Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Case Temperature (Unless Otherwise Noted) | 54 | 5.30 | Programmable Real-Time Unit Subsystem (PRUSS) | 197 |
| 5 | Peripheral Information and Electrical Specifications | 55 | 5.31 | Emulation Logic | 200 |
| | 5.1 Parameter Information | 55 | 5.32 | IEEE 1149.1 JTAG | 207 |
| | 5.2 Recommended Clock and Control Signal Transition Behavior | 56 | 5.33 | Real Time Clock (RTC) | 209 |
| | 5.3 Power Supplies | 56 | 6 | Device and Documentation Support | 212 |
| | 5.4 Unused USB0 (USB2.0) and USB1 (USB1.1) Pin Configurations | 57 | 6.1 | Device Support | 212 |
| | 5.5 Reset | 58 | 6.2 | Documentation Support | 213 |
| | 5.6 Crystal Oscillator or External Clock Input | 61 | 6.3 | Community Resources | 214 |
| | 5.7 Clock PLLs | 63 | 7 | Mechanical Packaging and Orderable Information | 215 |
| | 5.8 Interrupts | 67 | 7.1 | Packaging Materials Information | 215 |
| | | | 7.2 | Thermal Data for ZKB | 215 |
| | | | 7.3 | Mechanical Drawings | 215 |

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

This data manual revision history highlights the changes made to the SPRS563D device-specific data manual to make it an SPRS563E revision.

Revision History

| SEE | ADDITIONS/MODIFICATIONS/DELETIONS |
|---|---|
| Section 2.6 Pin Assignments | Figure 2-3, Pin Map (ZKB): <ul style="list-style-type: none"> Updated D4 |
| Section 4 Device Operating Conditions | Section 4.1, Absolute Maximum Ratings Over Operating Junction Temperature Range: <ul style="list-style-type: none"> Added ESD Stress Voltage, V_{ESD} with table notes. Added notes applicable to ESD, HBM, and CDM. Section 4.3, Notes on Recommended Power-On Hours (POH): <ul style="list-style-type: none"> Added 300 MHz speed grade for Revision B. |
| Section 5.1 Parameter Information | Section 5.1.1.1, Signal Transition Levels: <ul style="list-style-type: none"> Added statement defining 1.2V I/O. |
| Section 5.6 Crystal Oscillator or External Clock Input | <ul style="list-style-type: none"> Added second paragraph clarifying CLKMODE bit setting. |
| Section 5.7 Clock PLLs | Section 5.7.1, PLL Device-Specific Information: <ul style="list-style-type: none"> Updated PLLREF max in Table 5-5. |
| Section 5.8.2 DSP Interrupts | Table 5-9, OMAP-L137 DSP Interrupts: <ul style="list-style-type: none"> Added PRU interrupts. |
| Section 5.11 External Memory Interface A (EMIFA) | Section 5.11.5, EMIFA Electrical Data/Timing: <ul style="list-style-type: none"> Removed unused parameters from Figure 5-14 and Figure 5-15. |
| Section 5.14 MMC / SD / SDIO (MMCSD) | <ul style="list-style-type: none"> Added bullet for SD high capacity support Section 5.14.3, MMC/SD Electrical Data/Timing: <ul style="list-style-type: none"> Updated $t_{d(CLK_DAT)}$ MAX value in Table 5-35. |
| Section 5.16 Management Data Input/Output (MDIO) | Section 5.16.2, Management Data Input/Output (MDIO) Electrical Data/Timing: <ul style="list-style-type: none"> Updated $t_{h(MDIO_CLKH-MDIO)}$ MIN value in Table 5-43. |
| Section 5.18 Serial Peripheral Interface Ports (SPI0, SPI1) | Section 5.18.2, SPI Electrical Data/Timing: <ul style="list-style-type: none"> Updated $t_{c(SPC)_S}$ MIN valued and deleted MAX value in Table 5-57. Updated $t_{d(ENA_SPC)_M}$ MAX values in Table 5-58. Updated $t_{d(ENA_SPC)_M}$ MAX values in Table 5-60. Updated $t_{c(SPC)_S}$ MIN valued and deleted MAX value in Table 5-65. |
| Section 5.21 Enhanced High-Resolution Pulse-Width Modulator (eHRPWM) | Table 5-78, eHRPWM Module Control and Status Registers Grouped by Submodule: <ul style="list-style-type: none"> Updated HRCNFG register addresses. |
| Section 5.22 LCD Controller | Section 5.22.1, LCD Interface Display Driver (LIDD Mode): <ul style="list-style-type: none"> Updated MIN and MAX values for parameters in Table 5-84 and Table 5-85. Changed parameter descriptions, replacing arrows with text. Section 5.22.2, LCD Raster Mode: <ul style="list-style-type: none"> Updated MIN and MAX values for parameters in Table 5-86. Changed parameter descriptions, replacing arrows with text. |
| Section 5.28 Host-Port Interface (UHPI) | Section 5.28.3, HPI Electrical Data/Timing: <ul style="list-style-type: none"> Changed $t_{d(HASL-HRDYV)}$ MAX value in Table 5-102. |
| Section 5.33 Real Time Clock (RTC) | Section 5.33.1, Clock Source: <ul style="list-style-type: none"> Updated RTC in Figure 5-74. |
| Section 6 Device and Documentation Support | <ul style="list-style-type: none"> Reorganized and updated section. Added Revision C to . |

ADVANCE INFORMATION

2 Device Overview

2.1 Device Characteristics

Table 2-1 provides an overview of the OMAP-L137 low power applications processor. The table shows significant features of the device, including the capacity of on-chip RAM, peripherals, and the package type with pin count.

Table 2-1. Characteristics of the OMAP-L137 Processor

| HARDWARE FEATURES | | OMAP-L137 |
|--|--|--|
| Peripherals Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | EMIFB | 16/32bit, up to 512Mb SDRAM |
| | EMIFA | Asynchronous (8/16-bit bus width) RAM, Flash, 16bit upto 128Mb SDRAM, NOR, NAND |
| | Flash Card Interface | MMC and SD cards supported. |
| | EDMA3 | 32 independent channels, 8 QDMA channels, 2 Transfer controllers |
| | Timers | 2 64-Bit General Purpose (each configurable as 2 separate 32-bit timers, 1 configurable as Watch Dog) |
| | UART | 3 (one with RTS and CTS flow control) |
| | SPI | 2 (each with one hardware chip select) |
| | I ² C | 2 (both Master/Slave) |
| | Multichannel Audio Serial Port [McASP] | 3 (each with transmit/receive, FIFO buffer, 16/12/4 serializers) |
| | 10/100 Ethernet MAC with Management Data I/O | 1 (RMII Interface) |
| | eHRPWM | 6 Single Edge, 6 Dual Edge Symmetric, or 3 Dual Edge Asymmetric Outputs |
| | eCAP | 3 32-bit capture inputs or 3 32-bit auxiliary PWM outputs |
| | eQEP | 2 32-bit QEP channels with 4 inputs/channel |
| | UHPI | 1 (16-bit multiplexed address/data) |
| | USB 2.0 (USB0) | High-Speed OTG Controller with on-chip OTG PHY |
| | USB 1.1 (USB1) | Full-Speed OHCI (as host) with on-chip PHY |
| | General-Purpose Input/Output Port | 8 banks of 16-bit |
| | LCD Controller | 1 |
| | PRU Subsystem (PRUSS) | 2 Programmable PRU Cores |
| | On-Chip Memory | Size (Bytes) |
| Organization | | <p>DSP</p> <p>32KB L1 Program (L1P)/Cache (up to 32KB) 32KB L1 Data (L1D)/Cache (up to 32KB) 256KB Unified Mapped RAM/Cache (L2) DSP Memories can be made accessible to ARM, EDMA3, and other peripherals.</p> <p>ARM</p> <p>16KB I-Cache 16KB D-Cache 8KB RAM (Vector Table) 64KB ROM</p> <p>ADDITIONAL SHARED MEMORY</p> <p>128KB RAM</p> |
| C674x CPU ID + CPU Rev ID | Control Status Register (CSR.[31:16]) | 0x1400 |
| C674x Megamodule Revision | Revision ID Register (MM_REVID[15:0]) | 0x0000 |
| JTAG BSDL_ID | DEVIDR0 register | 0x0B7D F02F (Silicon Revision 1.0) 0x8B7D F02F (Silicon Revision 1.1) 0x9B7D F02F (Silicon Revision 2.0) |

Table 2-1. Characteristics of the OMAP-L137 Processor (continued)

| HARDWARE FEATURES | | OMAP-L137 |
|-------------------------------|---|--|
| CPU Frequency | MHz | 674x DSP at 375 MHz(1.2V) or 456 MHz (1.3V) |
| | | ARM926 at 375 MHz(1.2V) or 456 MHz (1.3V) |
| Voltage | Core (V) | 1.2V / 1.3V |
| | I/O (V) | 3.3 V / 1.8 V (1.8 V for USB only) |
| Package | | 17 mm x 17 mm, 256-Ball 1 mm pitch, PBGA (ZKB) |
| Product Status ⁽¹⁾ | Product Preview (PP), Advance Information (AI), or Production Data (PD) | 375 MHz Versions -PD 456 MHz Version - AI |

(1) ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

2.2 Device Compatibility

The ARM926EJ-S RISC CPU is compatible with other ARM9 CPUs from ARM Holdings plc.

The C674x DSP core is code-compatible with the C6000™ DSP platform and supports features of both the C64x+ and C67x+ DSP families.

2.3 ARM Subsystem

The ARM Subsystem includes the following features:

- ARM926EJ-S RISC processor
- ARMv5TEJ (32/16-bit) instruction set
- Little endian
- System Control Co-Processor 15 (CP15)
- MMU
- 16KB Instruction cache
- 16KB Data cache
- Write Buffer
- Embedded Trace Module and Embedded Trace Buffer (ETM/ETB)
- ARM Interrupt controller

2.3.1 ARM926EJ-S RISC CPU

The ARM Subsystem integrates the ARM926EJ-S processor. The ARM926EJ-S processor is a member of ARM9 family of general-purpose microprocessors. This processor is targeted at multi-tasking applications where full memory management, high performance, low die size, and low power are all important. The ARM926EJ-S processor supports the 32-bit ARM and 16 bit THUMB instruction sets, enabling the user to trade off between high performance and high code density. Specifically, the ARM926EJ-S processor supports the ARMv5TEJ instruction set, which includes features for efficient execution of Java byte codes, providing Java performance similar to Just in Time (JIT) Java interpreter, but without associated code overhead.

The ARM926EJ-S processor supports the ARM debug architecture and includes logic to assist in both hardware and software debug. The ARM926EJ-S processor has a Harvard architecture and provides a complete high performance subsystem, including:

- ARM926EJ -S integer core
- CP15 system control coprocessor
- Memory Management Unit (MMU)

- Separate instruction and data caches
- Write buffer
- Separate instruction and data (internal RAM) interfaces
- Separate instruction and data AHB bus interfaces
- Embedded Trace Module and Embedded Trace Buffer (ETM/ETB)

For more complete details on the ARM9, refer to the ARM926EJ-S Technical Reference Manual, available at <http://www.arm.com>

2.3.2 CP15

The ARM926EJ-S system control coprocessor (CP15) is used to configure and control instruction and data caches, Memory Management Unit (MMU), and other ARM subsystem functions. The CP15 registers are programmed using the MRC and MCR ARM instructions, when the ARM in a privileged mode such as supervisor or system mode.

2.3.3 MMU

A single set of two level page tables stored in main memory is used to control the address translation, permission checks and memory region attributes for both data and instruction accesses. The MMU uses a single unified Translation Lookaside Buffer (TLB) to cache the information held in the page tables. The MMU features are:

- Standard ARM architecture v4 and v5 MMU mapping sizes, domains and access protection scheme.
- Mapping sizes are:
 - 1MB (sections)
 - 64KB (large pages)
 - 4KB (small pages)
 - 1KB (tiny pages)
- Access permissions for large pages and small pages can be specified separately for each quarter of the page (subpage permissions)
- Hardware page table walks
- Invalidate entire TLB, using CP15 register 8
- Invalidate TLB entry, selected by MVA, using CP15 register 8
- Lockdown of TLB entries, using CP15 register 10

2.3.4 Caches and Write Buffer

The size of the Instruction cache is 16KB, Data cache is 16KB. Additionally, the caches have the following features:

- Virtual index, virtual tag, and addressed using the Modified Virtual Address (MVA)
- Four-way set associative, with a cache line length of eight words per line (32-bytes per line) and with two dirty bits in the Dcache
- Dcache supports write-through and write-back (or copy back) cache operation, selected by memory region using the C and B bits in the MMU translation tables
- Critical-word first cache refilling
- Cache lockdown registers enable control over which cache ways are used for allocation on a line fill, providing a mechanism for both lockdown, and controlling cache corruption
- Dcache stores the Physical Address TAG (PA TAG) corresponding to each Dcache entry in the TAG RAM for use during the cache line write-backs, in addition to the Virtual Address TAG stored in the TAG RAM. This means that the MMU is not involved in Dcache write-back operations, removing the possibility of TLB misses related to the write-back address.
- Cache maintenance operations provide efficient invalidation of, the entire Dcache or Icache, regions of the Dcache or Icache, and regions of virtual memory.

The write buffer is used for all writes to a noncachable bufferable region, write-through region and write misses to a write-back region. A separate buffer is incorporated in the Dcache for holding write-back for cache line evictions or cleaning of dirty cache lines. The main write buffer has 16-word data buffer and a four-address buffer. The Dcache write-back has eight data word entries and a single address entry.

2.3.5 *Advanced High-Performance Bus (AHB)*

The ARM Subsystem uses the AHB port of the ARM926EJ-S to connect the ARM to the Config bus and the external memories. Arbiters are employed to arbitrate access to the separate D-AHB and I-AHB by the Config Bus and the external memories bus.

2.3.6 *Embedded Trace Macrocell (ETM) and Embedded Trace Buffer (ETB)*

To support real-time trace, the ARM926EJ-S processor provides an interface to enable connection of an Embedded Trace Macrocell (ETM). The ARM926EJ-S Subsystem in the OMAP-L137 also includes the Embedded Trace Buffer (ETB). The ETM consists of two parts:

- Trace Port provides real-time trace capability for the ARM9.
- Triggering facilities provide trigger resources, which include address and data comparators, counter, and sequencers.

The OMAP-L137 trace port is not pinned out and is instead only connected to the Embedded Trace Buffer. The ETB has a 4KB buffer memory. ETB enabled debug tools are required to read/interpret the captured trace data.

This device uses ETM9™ version r2p2 and ETB version r0p1. Documentation on the ETM and ETB is available from ARM Ltd. Reference the 'CoreSight™ ETM9™ Technical Reference Manual, revision r0p1' and the 'ETM9 Technical Reference Manual, revision r2p2'.

2.3.7 *ARM Memory Mapping*

By default the ARM has access to most on and off chip memory areas, including the DSP Internal memories, EMIFA, EMIFB, and the additional 128K byte on chip shared SRAM. Likewise almost all of the on chip peripherals are accessible to the ARM by default.

See [Table 2-4](#) for a detailed top level OMAP-L137 memory map that includes the ARM memory space.

2.4 DSP Subsystem

The DSP Subsystem includes the following features:

- C674x DSP CPU
- 32KB L1 Program (L1P)/Cache (up to 32KB)
- 32KB L1 Data (L1D)/Cache (up to 32KB)
- 256KB Unified Mapped RAM/Cache (L2)
- Boot ROM (cannot be used for application code)
- Little endian




Figure 2-1. C674x Megamodule Block Diagram

ADVANCE INFORMATION

2.4.1 C674x DSP CPU Description

The C674x Central Processing Unit (CPU) consists of eight functional units, two register files, and two data paths as shown in [Figure 2-2](#). The two general-purpose register files (A and B) each contain 32 32-bit registers for a total of 64 registers. The general-purpose registers can be used for data or can be data address pointers. The data types supported include packed 8-bit data, packed 16-bit data, 32-bit data, 40-bit data, and 64-bit data. Values larger than 32 bits, such as 40-bit-long or 64-bit-long values are stored in register pairs, with the 32 LSBs of data placed in an even register and the remaining 8 or 32 MSBs in the next upper register (which is always an odd-numbered register).

The eight functional units (.M1, .L1, .D1, .S1, .M2, .L2, .D2, and .S2) are each capable of executing one instruction every clock cycle. The .M functional units perform all multiply operations. The .S and .L units perform a general set of arithmetic, logical, and branch functions. The .D units primarily load data from memory to the register file and store results from the register file into memory.

The C674x CPU combines the performance of the C64x+ core with the floating-point capabilities of the C67x+ core.

Each C674x .M unit can perform one of the following each clock cycle: one 32 x 32 bit multiply, one 16 x 32 bit multiply, two 16 x 16 bit multiplies, two 16 x 32 bit multiplies, two 16 x 16 bit multiplies with add/subtract capabilities, four 8 x 8 bit multiplies, four 8 x 8 bit multiplies with add operations, and four 16 x 16 multiplies with add/subtract capabilities (including a complex multiply). There is also support for Galois field multiplication for 8-bit and 32-bit data. Many communications algorithms such as FFTs and modems require complex multiplication. The complex multiply (CMPY) instruction takes for 16-bit inputs and produces a 32-bit real and a 32-bit imaginary output. There are also complex multiplies with rounding capability that produces one 32-bit packed output that contain 16-bit real and 16-bit imaginary values. The 32 x 32 bit multiply instructions provide the extended precision necessary for high-precision algorithms on a variety of signed and unsigned 32-bit data types.

The .L Unit (or Arithmetic Logic Unit) now incorporates the ability to do parallel add/subtract operations on a pair of common inputs. Versions of this instruction exist to work on 32-bit data or on pairs of 16-bit data performing dual 16-bit add and subtracts in parallel. There are also saturated forms of these instructions.

The C674x core enhances the .S unit in several ways. On the previous cores, dual 16-bit MIN2 and MAX2 comparisons were only available on the .L units. On the C674x core they are also available on the .S unit which increases the performance of algorithms that do searching and sorting. Finally, to increase data packing and unpacking throughput, the .S unit allows sustained high performance for the quad 8-bit/16-bit and dual 16-bit instructions. Unpack instructions prepare 8-bit data for parallel 16-bit operations. Pack instructions return parallel results to output precision including saturation support.


Other new features include:

- **SPLOOP** - A small instruction buffer in the CPU that aids in creation of software pipelining loops where multiple iterations of a loop are executed in parallel. The SPLOOP buffer reduces the code size associated with software pipelining. Furthermore, loops in the SPLOOP buffer are fully interruptible.
- **Compact Instructions** - The native instruction size for the C6000 devices is 32 bits. Many common instructions such as MPY, AND, OR, ADD, and SUB can be expressed as 16 bits if the C674x compiler can restrict the code to use certain registers in the register file. This compression is performed by the code generation tools.
- **Instruction Set Enhancement** - As noted above, there are new instructions such as 32-bit multiplications, complex multiplications, packing, sorting, bit manipulation, and 32-bit Galois field multiplication.
- **Exceptions Handling** - Intended to aid the programmer in isolating bugs. The C674x CPU is able to detect and respond to exceptions, both from internally detected sources (such as illegal op-codes) and from system events (such as a watchdog time expiration).
- **Privilege** - Defines user and supervisor modes of operation, allowing the operating system to give a basic level of protection to sensitive resources. Local memory is divided into multiple pages, each with read, write, and execute permissions.

- **Time-Stamp Counter** - Primarily targeted for Real-Time Operating System (RTOS) robustness, a free-running time-stamp counter is implemented in the CPU which is *not* sensitive to system stalls.

For more details on the C674x CPU and its enhancements over the C64x architecture, see the following documents:

- *TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide* (literature number SPRU732)
- *TMS320C64x Technical Overview* (literature number SPRU395)



- A. On .M unit, *dst2* is 32 MSB.
- B. On .M unit, *dst1* is 32 LSB.
- C. On C64x CPU .M unit, *src2* is 32 bits; on C64x+ CPU .M unit, *src2* is 64 bits.
- D. On .L and .S units, *odd dst* connects to odd register files and *even dst* connects to even register files.

Figure 2-2. TMS320C674x CPU (DSP Core) Data Paths

2.4.2 DSP Memory Mapping

The DSP memory map is shown in [Section 2.5](#).

By default the DSP also has access to most on and off chip memory areas, with the exception of the ARM RAM, ROM, and AINTC interrupt controller. The DSP also boots first, and must release the ARM from reset before the ARM can execute any code.

Additionally, the DSP megamodule includes the capability to limit access to its internal memories through its SDMA port; without needing an external MPU unit.

2.4.2.1 ARM Internal Memories

The DSP does not have access to the ARM internal memory.

2.4.2.2 External Memories

The DSP has access to the following External memories:

- Asynchronous EMIF / SDRAM / NAND / NOR Flash (EMIFA)
- SDRAM (EMIFB)

2.4.2.3 DSP Internal Memories

The DSP has access to the following DSP memories:

- L2 RAM
- L1P RAM
- L1D RAM

2.4.2.4 C674x CPU

The C674x core uses a two-level cache-based architecture. The Level 1 Program cache (L1P) is 32 KB direct mapped cache and the Level 1 Data cache (L1D) is 32 KB 2-way set associated cache. The Level 2 memory/cache (L2) consists of a 256 KB memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or a combination of both.

[Table 2-2](#) shows a memory map of the C674x CPU cache registers for the device.

Table 2-2. C674x Cache Registers

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|------------|--|
| 0x0184 0000 | L2CFG | L2 Cache configuration register (See the System reference Guide for the reset configuration) |
| 0x0184 0020 | L1PCFG | L1P Size Cache configuration register (See the System reference Guide for the reset configuration) |
| 0x0184 0024 | L1PCC | L1P Freeze Mode Cache configuration register |
| 0x0184 0040 | L1DCFG | L1D Size Cache configuration register (See the System reference Guide for the reset configuration) |
| 0x0184 0044 | L1DCC | L1D Freeze Mode Cache configuration register |
| 0x0184 0048 - 0x0184 0FFC | - | Reserved |
| 0x0184 1000 | EDMAWEIGHT | L2 EDMA access control register |
| 0x0184 1004 - 0x0184 1FFC | - | Reserved |
| 0x0184 2000 | L2ALLOC0 | L2 allocation register 0 |
| 0x0184 2004 | L2ALLOC1 | L2 allocation register 1 |
| 0x0184 2008 | L2ALLOC2 | L2 allocation register 2 |
| 0x0184 200C | L2ALLOC3 | L2 allocation register 3 |
| 0x0184 2010 - 0x0184 3FFF | - | Reserved |
| 0x0184 4000 | L2WBAR | L2 writeback base address register |
| 0x0184 4004 | L2WWC | L2 writeback word count register |

Table 2-2. C674x Cache Registers (continued)

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|-----------------|--|
| 0x0184 4010 | L2WIBAR | L2 writeback invalidate base address register |
| 0x0184 4014 | L2WIWC | L2 writeback invalidate word count register |
| 0x0184 4018 | L2IBAR | L2 invalidate base address register |
| 0x0184 401C | L2IWC | L2 invalidate word count register |
| 0x0184 4020 | L1PIBAR | L1P invalidate base address register |
| 0x0184 4024 | L1PIWC | L1P invalidate word count register |
| 0x0184 4030 | L1DWIBAR | L1D writeback invalidate base address register |
| 0x0184 4034 | L1DWIWC | L1D writeback invalidate word count register |
| 0x0184 4038 | - | Reserved |
| 0x0184 4040 | L1DWBAR | L1D writeback base address register |
| 0x0184 4044 | L1DWWC | L1D writeback word count register |
| 0x0184 4048 | L1DIBAR | L1D invalidate base address register |
| 0x0184 404C | L1DIWC | L1D invalidate word count register |
| 0x0184 4050 - 0x0184 4FFF | - | Reserved |
| 0x0184 5000 | L2WB | L2 writeback all register |
| 0x0184 5004 | L2WBINV | L2 writeback invalidate all register |
| 0x0184 5008 | L2INV | L2 Global Invalidate without writeback |
| 0x0184 500C - 0x0184 5027 | - | Reserved |
| 0x0184 5028 | L1PINV | L1P Global Invalidate |
| 0x0184 502C - 0x0184 5039 | - | Reserved |
| 0x0184 5040 | L1DWB | L1D Global Writeback |
| 0x0184 5044 | L1DWBINV | L1D Global Writeback with Invalidate |
| 0x0184 5048 | L1DINV | L1D Global Invalidate without writeback |
| 0x0184 8000 – 0x0184 80FF | MAR0 - MAR63 | Reserved 0x0000 0000 – 0x3FFF FFFF |
| 0x0184 8100 – 0x0184 817F | MAR64 – MAR95 | Memory Attribute Registers for EMIFA SDRAM Data (CS0) 0x4000 0000 – 0x5FFF FFFF |
| 0x0184 8180 – 0x0184 8187 | MAR96 - MAR97 | Memory Attribute Registers for EMIFA Async Data (CS2) 0x6000 0000 – 0x61FF FFFF |
| 0x0184 8188 – 0x0184 818F | MAR98 – MAR99 | Memory Attribute Registers for EMIFA Async Data (CS3) 0x6200 0000 – 0x63FF FFFF |
| 0x0184 8190 – 0x0184 8197 | MAR100 – MAR101 | Memory Attribute Registers for EMIFA Async Data (CS4) 0x6400 0000 – 0x65FF FFFF |
| 0x0184 8198 – 0x0184 819F | MAR102 – MAR103 | Memory Attribute Registers for EMIFA Async Data (CS5) 0x6600 0000 – 0x67FF FFFF |
| 0x0184 81A0 – 0x0184 81FF | MAR104 – MAR127 | Reserved 0x6800 0000 – 0x7FFF FFFF |
| 0x0184 8200 | MAR128 | Memory Attribute Register for Shared RAM 0x8000 0000 – 0x8001 FFFF |
| | | Reserved 0x8002 0000 – 0x81FF FFFF |
| 0x0184 8204 – 0x0184 82FF | MAR129 – MAR191 | Reserved 0x8200 0000 – 0xBFFF FFFF |
| 0x0184 8300 – 0x0184 837F | MAR192 – MAR223 | Memory Attribute Registers for EMIFB SDRAM Data (CS0) 0xC000 0000 – 0xDFFF FFFF |
| 0x0184 8380 – 0x0184 83FF | MAR224 – MAR255 | Reserved 0xE000 0000 – 0xFFFF FFFF |

Table 2-3. C674x L1/L2 Memory Protection Registers

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|---------|---|
| 0x0184 A000 | L2MPFAR | L2 memory protection fault address register |
| 0x0184 A004 | L2MPFSR | L2 memory protection fault status register |
| 0x0184 A008 | L2MPFCR | L2 memory protection fault command register |
| 0x0184 A00C - 0x0184 A0FF | - | Reserved |
| 0x0184 A100 | L2MPLK0 | L2 memory protection lock key bits [31:0] |

Table 2-3. C674x L1/L2 Memory Protection Registers (continued)

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|------------|--|
| 0x0184 A104 | L2MPLK1 | L2 memory protection lock key bits [63:32] |
| 0x0184 A108 | L2MPLK2 | L2 memory protection lock key bits [95:64] |
| 0x0184 A10C | L2MPLK3 | L2 memory protection lock key bits [127:96] |
| 0x0184 A110 | L2MPLKCMD | L2 memory protection lock key command register |
| 0x0184 A114 | L2MPLKSTAT | L2 memory protection lock key status register |
| 0x0184 A118 - 0x0184 A1FF | - | Reserved |
| 0x0184 A200 | L2MPPA0 | L2 memory protection page attribute register 0 (controls memory address 0x0080 0000 - 0x0080 1FFF) |
| 0x0184 A204 | L2MPPA1 | L2 memory protection page attribute register 1 (controls memory address 0x0080 2000 - 0x0080 3FFF) |
| 0x0184 A208 | L2MPPA2 | L2 memory protection page attribute register 2 (controls memory address 0x0080 4000 - 0x0080 5FFF) |
| 0x0184 A20C | L2MPPA3 | L2 memory protection page attribute register 3 (controls memory address 0x0080 6000 - 0x0080 7FFF) |
| 0x0184 A210 | L2MPPA4 | L2 memory protection page attribute register 4 (controls memory address 0x0080 8000 - 0x0080 9FFF) |
| 0x0184 A214 | L2MPPA5 | L2 memory protection page attribute register 5 (controls memory address 0x0080 A000 - 0x0080 BFFF) |
| 0x0184 A218 | L2MPPA6 | L2 memory protection page attribute register 6 (controls memory address 0x0080 C000 - 0x0080 DFFF) |
| 0x0184 A21C | L2MPPA7 | L2 memory protection page attribute register 7 (controls memory address 0x0080 E000 - 0x0080 FFFF) |
| 0x0184 A220 | L2MPPA8 | L2 memory protection page attribute register 8 (controls memory address 0x0081 0000 - 0x0081 1FFF) |
| 0x0184 A224 | L2MPPA9 | L2 memory protection page attribute register 9 (controls memory address 0x0081 2000 - 0x0081 3FFF) |
| 0x0184 A228 | L2MPPA10 | L2 memory protection page attribute register 10 (controls memory address 0x0081 4000 - 0x0081 5FFF) |
| 0x0184 A22C | L2MPPA11 | L2 memory protection page attribute register 11 (controls memory address 0x0081 6000 - 0x0081 7FFF) |
| 0x0184 A230 | L2MPPA12 | L2 memory protection page attribute register 12 (controls memory address 0x0081 8000 - 0x0081 9FFF) |
| 0x0184 A234 | L2MPPA13 | L2 memory protection page attribute register 13 (controls memory address 0x0081 A000 - 0x0081 BFFF) |
| 0x0184 A238 | L2MPPA14 | L2 memory protection page attribute register 14 (controls memory address 0x0081 C000 - 0x0081 DFFF) |
| 0x0184 A23C | L2MPPA15 | L2 memory protection page attribute register 15 (controls memory address 0x0081 E000 - 0x0081 FFFF) |
| 0x0184 A240 | L2MPPA16 | L2 memory protection page attribute register 16 (controls memory address 0x0082 0000 - 0x0082 1FFF) |
| 0x0184 A244 | L2MPPA17 | L2 memory protection page attribute register 17 (controls memory address 0x0082 2000 - 0x0082 3FFF) |
| 0x0184 A248 | L2MPPA18 | L2 memory protection page attribute register 18 (controls memory address 0x0082 4000 - 0x0082 5FFF) |
| 0x0184 A24C | L2MPPA19 | L2 memory protection page attribute register 19 (controls memory address 0x0082 6000 - 0x0082 7FFF) |
| 0x0184 A250 | L2MPPA20 | L2 memory protection page attribute register 20 (controls memory address 0x0082 8000 - 0x0082 9FFF) |
| 0x0184 A254 | L2MPPA21 | L2 memory protection page attribute register 21 (controls memory address 0x0082 A000 - 0x0082 BFFF) |
| 0x0184 A258 | L2MPPA22 | L2 memory protection page attribute register 22 (controls memory address 0x0082 C000 - 0x0082 DFFF) |
| 0x0184 A25C | L2MPPA23 | L2 memory protection page attribute register 23 (controls memory address 0x0082 E000 - 0x0082 FFFF) |

Table 2-3. C674x L1/L2 Memory Protection Registers (continued)

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|--------------|----------|--|
| 0x0184 A260 | L2MPPA24 | L2 memory protection page attribute register 24 (controls memory address 0x0083 0000 - 0x0083 1FFF) |
| 0x0184 A264 | L2MPPA25 | L2 memory protection page attribute register 25 (controls memory address 0x0083 2000 - 0x0083 3FFF) |
| 0x0184 A268 | L2MPPA26 | L2 memory protection page attribute register 26 (controls memory address 0x0083 4000 - 0x0083 5FFF) |
| 0x0184 A26C | L2MPPA27 | L2 memory protection page attribute register 27 (controls memory address 0x0083 6000 - 0x0083 7FFF) |
| 0x0184 A270 | L2MPPA28 | L2 memory protection page attribute register 28 (controls memory address 0x0083 8000 - 0x0083 9FFF) |
| 0x0184 A274 | L2MPPA29 | L2 memory protection page attribute register 29 (controls memory address 0x0083 A000 - 0x0083 BFFF) |
| 0x0184 A278 | L2MPPA30 | L2 memory protection page attribute register 30 (controls memory address 0x0083 C000 - 0x0083 DFFF) |
| 0x0184 A27C | L2MPPA31 | L2 memory protection page attribute register 31 (controls memory address 0x0083 E000 - 0x0083 FFFF) |
| 0x0184 A280 | L2MPPA32 | L2 memory protection page attribute register 32 (controls memory address 0x0070 0000 - 0x0070 7FFF) |
| 0x0184 A284 | L2MPPA33 | L2 memory protection page attribute register 33 (controls memory address 0x0070 8000 - 0x0070 FFFF) |
| 0x0184 A288 | L2MPPA34 | L2 memory protection page attribute register 34 (controls memory address 0x0071 0000 - 0x0071 7FFF) |
| 0x0184 A28C | L2MPPA35 | L2 memory protection page attribute register 35 (controls memory address 0x0071 8000 - 0x0071 FFFF) |
| 0x0184 A290 | L2MPPA36 | L2 memory protection page attribute register 36 (controls memory address 0x0072 0000 - 0x0072 7FFF) |
| 0x0184 A294 | L2MPPA37 | L2 memory protection page attribute register 37 (controls memory address 0x0072 8000 - 0x0072 FFFF) |
| 0x0184 A298 | L2MPPA38 | L2 memory protection page attribute register 38 (controls memory address 0x0073 0000 - 0x0073 7FFF) |
| 0x0184 A29C | L2MPPA39 | L2 memory protection page attribute register 39 (controls memory address 0x0073 8000 - 0x0073 FFFF) |
| 0x0184 A2A0 | L2MPPA40 | L2 memory protection page attribute register 40 (controls memory address 0x0074 0000 - 0x0074 7FFF) |
| 0x0184 A2A4 | L2MPPA41 | L2 memory protection page attribute register 41 (controls memory address 0x0074 8000 - 0x0074 FFFF) |
| 0x0184 A2A8 | L2MPPA42 | L2 memory protection page attribute register 42 (controls memory address 0x0075 0000 - 0x0075 7FFF) |
| 0x0184 A2AC | L2MPPA43 | L2 memory protection page attribute register 43 (controls memory address 0x0075 8000 - 0x0075 FFFF) |
| 0x0184 A2B0 | L2MPPA44 | L2 memory protection page attribute register 44 (controls memory address 0x0076 0000 - 0x0076 7FFF) |
| 0x0184 A2B4 | L2MPPA45 | L2 memory protection page attribute register 45 (controls memory address 0x0076 8000 - 0x0076 FFFF) |
| 0x0184 A2B8 | L2MPPA46 | L2 memory protection page attribute register 46 (controls memory address 0x0077 0000 - 0x0077 7FFF) |
| 0x0184 A2BC | L2MPPA47 | L2 memory protection page attribute register 47 (controls memory address 0x0077 8000 - 0x0077 FFFF) |
| 0x0184 A2C0 | L2MPPA48 | L2 memory protection page attribute register 48 (controls memory address 0x0078 0000 - 0x0078 7FFF) |
| 0x0184 A2C4 | L2MPPA49 | L2 memory protection page attribute register 49 (controls memory address 0x0078 8000 - 0x0078 FFFF) |
| 0x0184 A2C8 | L2MPPA50 | L2 memory protection page attribute register 50 (controls memory address 0x0079 0000 - 0x0079 7FFF) |
| 0x0184 A2CC | L2MPPA51 | L2 memory protection page attribute register 51 (controls memory address 0x0079 8000 - 0x0079 FFFF) |

Table 2-3. C674x L1/L2 Memory Protection Registers (continued)

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|-------------|---|
| 0x0184 A2D0 | L2MPPA52 | L2 memory protection page attribute register 52 (controls memory address 0x007A 0000 - 0x007A 7FFF) |
| 0x0184 A2D4 | L2MPPA53 | L2 memory protection page attribute register 53 (controls memory address 0x007A 8000 - 0x007A FFFF) |
| 0x0184 A2D8 | L2MPPA54 | L2 memory protection page attribute register 54 (controls memory address 0x007B 0000 - 0x007B 7FFF) |
| 0x0184 A2DC | L2MPPA55 | L2 memory protection page attribute register 55 (controls memory address 0x007B 8000 - 0x007B FFFF) |
| 0x0184 A2E0 | L2MPPA56 | L2 memory protection page attribute register 56 (controls memory address 0x007C 0000 - 0x007C 7FFF) |
| 0x0184 A2E4 | L2MPPA57 | L2 memory protection page attribute register 57 (controls memory address 0x007C 8000 - 0x007C FFFF) |
| 0x0184 A2E8 | L2MPPA58 | L2 memory protection page attribute register 58 (controls memory address 0x007D 0000 - 0x007D 7FFF) |
| 0x0184 A2EC | L2MPPA59 | L2 memory protection page attribute register 59 (controls memory address 0x007D 8000 - 0x007D FFFF) |
| 0x0184 A2F0 | L2MPPA60 | L2 memory protection page attribute register 60 (controls memory address 0x007E 0000 - 0x007E 7FFF) |
| 0x0184 A2F4 | L2MPPA61 | L2 memory protection page attribute register 61 (controls memory address 0x007E 8000 - 0x007E FFFF) |
| 0x0184 A2F8 | L2MPPA62 | L2 memory protection page attribute register 62 (controls memory address 0x007F 0000 - 0x007F 7FFF) |
| 0x0184 A2FC | L2MPPA63 | L2 memory protection page attribute register 63 (controls memory address 0x007F 8000 - 0x007F FFFF) |
| 0x0184 A300 - 0x0184 A3FF | - | Reserved |
| 0x0184 A400 | L1PMPFAR | L1P memory protection fault address register |
| 0x0184 A404 | L1PMPFSR | L1P memory protection fault status register |
| 0x0184 A408 | L1PMPFCR | L1P memory protection fault command register |
| 0x0184 A40C - 0x0184 A4FF | - | Reserved |
| 0x0184 A500 | L1PMPLK0 | L1P memory protection lock key bits [31:0] |
| 0x0184 A504 | L1PMPLK1 | L1P memory protection lock key bits [63:32] |
| 0x0184 A508 | L1PMPLK2 | L1P memory protection lock key bits [95:64] |
| 0x0184 A50C | L1PMPLK3 | L1P memory protection lock key bits [127:96] |
| 0x0184 A510 | L1PMPLKCMD | L1P memory protection lock key command register |
| 0x0184 A514 | L1PMPLKSTAT | L1P memory protection lock key status register |
| 0x0184 A518 - 0x0184 A5FF | - | Reserved |
| 0x0184 A600 - 0x0184 A63F | - | Reserved ⁽¹⁾ |
| 0x0184 A640 | L1PMPPA16 | L1P memory protection page attribute register 16 (controls memory address 0x00E0 0000 - 0x00E0 07FF) |
| 0x0184 A644 | L1PMPPA17 | L1P memory protection page attribute register 17 (controls memory address 0x00E0 0800 - 0x00E0 0FFF) |
| 0x0184 A648 | L1PMPPA18 | L1P memory protection page attribute register 18 (controls memory address 0x00E0 1000 - 0x00E0 17FF) |
| 0x0184 A64C | L1PMPPA19 | L1P memory protection page attribute register 19 (controls memory address 0x00E0 1800 - 0x00E0 1FFF) |
| 0x0184 A650 | L1PMPPA20 | L1P memory protection page attribute register 20 (controls memory address 0x00E0 2000 - 0x00E0 27FF) |
| 0x0184 A654 | L1PMPPA21 | L1P memory protection page attribute register 21 (controls memory address 0x00E0 2800 - 0x00E0 2FFF) |
| 0x0184 A658 | L1PMPPA22 | L1P memory protection page attribute register 22 (controls memory address 0x00E0 3000 - 0x00E0 37FF) |

(1) These addresses correspond to the L1P memory protection page attribute registers 0-15 (L1PMPPA0-L1PMPPA15) of the C674x megamodule. These registers are not supported for this device.

Table 2-3. C674x L1/L2 Memory Protection Registers (continued)

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|-------------|--|
| 0x0184 A65C | L1PMPPA23 | L1P memory protection page attribute register 23 (controls memory address 0x00E0 3800 - 0x00E0 3FFF) |
| 0x0184 A660 | L1PMPPA24 | L1P memory protection page attribute register 24 (controls memory address 0x00E0 4000 - 0x00E0 47FF) |
| 0x0184 A664 | L1PMPPA25 | L1P memory protection page attribute register 25 (controls memory address 0x00E0 4800 - 0x00E0 4FFF) |
| 0x0184 A668 | L1PMPPA26 | L1P memory protection page attribute register 26 (controls memory address 0x00E0 5000 - 0x00E0 57FF) |
| 0x0184 A66C | L1PMPPA27 | L1P memory protection page attribute register 27 (controls memory address 0x00E0 5800 - 0x00E0 5FFF) |
| 0x0184 A670 | L1PMPPA28 | L1P memory protection page attribute register 28 (controls memory address 0x00E0 6000 - 0x00E0 67FF) |
| 0x0184 A674 | L1PMPPA29 | L1P memory protection page attribute register 29 (controls memory address 0x00E0 6800 - 0x00E0 6FFF) |
| 0x0184 A678 | L1PMPPA30 | L1P memory protection page attribute register 30 (controls memory address 0x00E0 7000 - 0x00E0 77FF) |
| 0x0184 A67C | L1PMPPA31 | L1P memory protection page attribute register 31 (controls memory address 0x00E0 7800 - 0x00E0 7FFF) |
| 0x0184 A67F – 0x0184 ABFF | - | Reserved |
| 0x0184 AC00 | L1DMPFAR | L1D memory protection fault address register |
| 0x0184 AC04 | L1DMPFSR | L1D memory protection fault status register |
| 0x0184 AC08 | L1DMPFCR | L1D memory protection fault command register |
| 0x0184 AC0C - 0x0184 ACFF | - | Reserved |
| 0x0184 AD00 | L1DMPLK0 | L1D memory protection lock key bits [31:0] |
| 0x0184 AD04 | L1DMPLK1 | L1D memory protection lock key bits [63:32] |
| 0x0184 AD08 | L1DMPLK2 | L1D memory protection lock key bits [95:64] |
| 0x0184 AD0C | L1DMPLK3 | L1D memory protection lock key bits [127:96] |
| 0x0184 AD10 | L1DMPLKCMD | L1D memory protection lock key command register |
| 0x0184 AD14 | L1DMPLKSTAT | L1D memory protection lock key status register |
| 0x0184 AD18 - 0x0184 ADFF | - | Reserved |
| 0x0184 AE00 - 0x0184 AE3F | - | Reserved ⁽²⁾ |
| 0x0184 AE40 | L1DMPPA16 | L1D memory protection page attribute register 16 (controls memory address 0x00F0 0000 - 0x00F0 07FF) |
| 0x0184 AE44 | L1DMPPA17 | L1D memory protection page attribute register 17 (controls memory address 0x00F0 0800 - 0x00F0 0FFF) |
| 0x0184 AE48 | L1DMPPA18 | L1D memory protection page attribute register 18 (controls memory address 0x00F0 1000 - 0x00F0 17FF) |
| 0x0184 AE4C | L1DMPPA19 | L1D memory protection page attribute register 19 (controls memory address 0x00F0 1800 - 0x00F0 1FFF) |
| 0x0184 AE50 | L1DMPPA20 | L1D memory protection page attribute register 20 (controls memory address 0x00F0 2000 - 0x00F0 27FF) |
| 0x0184 AE54 | L1DMPPA21 | L1D memory protection page attribute register 21 (controls memory address 0x00F0 2800 - 0x00F0 2FFF) |
| 0x0184 AE58 | L1DMPPA22 | L1D memory protection page attribute register 22 (controls memory address 0x00F0 3000 - 0x00F0 37FF) |
| 0x0184 AE5C | L1DMPPA23 | L1D memory protection page attribute register 23 (controls memory address 0x00F0 3800 - 0x00F0 3FFF) |
| 0x0184 AE60 | L1DMPPA24 | L1D memory protection page attribute register 24 (controls memory address 0x00F0 4000 - 0x00F0 47FF) |
| 0x0184 AE64 | L1DMPPA25 | L1D memory protection page attribute register 25 (controls memory address 0x00F0 4800 - 0x00F0 4FFF) |

(2) These addresses correspond to the L1D memory protection page attribute registers 0-15 (L1DMPPA0-L1DMPPA15) of the C674x megamodule. These registers are not supported for this device.

Table 2-3. C674x L1/L2 Memory Protection Registers (continued)

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|-----------|---|
| 0x0184 AE68 | L1DMPPA26 | L1D memory protection page attribute register 26 (controls memory address 0x00F0 5000 - 0x00F0 57FF) |
| 0x0184 AE6C | L1DMPPA27 | L1D memory protection page attribute register 27 (controls memory address 0x00F0 5800 - 0x00F0 5FFF) |
| 0x0184 AE70 | L1DMPPA28 | L1D memory protection page attribute register 28 (controls memory address 0x00F0 6000 - 0x00F0 67FF) |
| 0x0184 AE74 | L1DMPPA29 | L1D memory protection page attribute register 29 (controls memory address 0x00F0 6800 - 0x00F0 6FFF) |
| 0x0184 AE78 | L1DMPPA30 | L1D memory protection page attribute register 30 (controls memory address 0x00F0 7000 - 0x00F0 77FF) |
| 0x0184 AE7C | L1DMPPA31 | L1D memory protection page attribute register 31 (controls memory address 0x00F0 7800 - 0x00F0 7FFF) |
| 0x0184 AE80 – 0x0185 FFFF | - | Reserved |

See [Table 2-4](#) for a detailed top level OMAP-L137 memory map that includes the DSP memory space.

2.5 Memory Map Summary

Table 2-4. OMAP-L137 Top Level Memory Map

| Start Address | End Address | Size | ARM Mem Map | DSP Mem Map | EDMA Mem Map | PRUSS Mem Map | Master Peripheral Mem Map | LCDC Mem Map |
|---------------|-------------|-------|-----------------|-----------------------------|--------------|---------------------------|---------------------------|--------------|
| 0x0000 0000 | 0x0000 0FFF | 4K | | - | | PRUSS Local Address Space | | |
| 0x0000 1000 | 0x006F FFFF | | | - | | | | |
| 0x0070 0000 | 0x007F FFFF | 1024K | - | DSP L2 ROM ⁽¹⁾ | | - | | |
| 0x0080 0000 | 0x0083 FFFF | 256K | - | DSP L2 RAM | | - | | |
| 0x0084 0000 | 0x00DF FFFF | | | | - | | | |
| 0x00E0 0000 | 0x00E0 7FFF | 32K | - | DSP L1P RAM | | - | | |
| 0x00E0 8000 | 0x00EF FFFF | | | | - | | | |
| 0x00F0 0000 | 0x00F0 7FFF | 32K | - | DSP L1D RAM | | - | | |
| 0x00F0 8000 | 0x017F FFFF | | | | - | | | |
| 0x0180 0000 | 0x0180 FFFF | 64K | - | DSP Interrupt Controller | | - | | |
| 0x0181 0000 | 0x0181 0FFF | 4K | - | DSP Powerdown Controller | | - | | |
| 0x0181 1000 | 0x0181 1FFF | 4K | - | DSP Security ID | | - | | |
| 0x0181 2000 | 0x0181 2FFF | 4K | - | DSP Revision ID | | - | | |
| 0x0181 3000 | 0x0181 FFFF | 52K | - | - | | - | | |
| 0x0182 0000 | 0x0182 FFFF | 64K | - | DSP EMC | | - | | |
| 0x0183 0000 | 0x0183 FFFF | 64K | - | DSP Internal Reserved | | - | | |
| 0x0184 0000 | 0x0184 FFFF | 64K | - | DSP Memory System | | - | | |
| 0x0185 0000 | 0x01BB FFFF | | | | - | | | |
| 0x01BC 0000 | 0x01BC 0FFF | 4K | ARM ETB memory | | | - | | |
| 0x01BC 1000 | 0x01BC 17FF | 2K | ARM ETB reg | | | - | | |
| 0x01BC 1800 | 0x01BC 18FF | 256 | ARM Ice Crusher | | | - | | |
| 0x01BC 1900 | 0x01BF FFFF | | | | - | | | |
| 0x01C0 0000 | 0x01C0 7FFF | 32K | | EDMA3 Channel Controller | | | | - |
| 0x01C0 8000 | 0x01C0 83FF | 1024 | | EDMA3 Transfer Controller 0 | | | | - |
| 0x01C0 8400 | 0x01C0 87FF | 1024 | | EDMA3 Transfer Controller 1 | | | | - |
| 0x01C0 8800 | 0x01C0 FFFF | | | - | | | | |
| 0x01C1 0000 | 0x01C1 0FFF | 4K | | PSC 0 | | | | - |
| 0x01C1 1000 | 0x01C1 1FFF | 4K | | PLL Controller | | | | - |
| 0x01C1 2000 | 0x01C1 3FFF | | | - | | | | |
| 0x01C1 4000 | 0x01C1 4FFF | 4K | | SYSCFG | | | | - |
| 0x01C1 5000 | 0x01C1 5FFF | | | - | | | | |
| 0x01C1 6000 | 0x01C1 6FFF | | | - | | | | |
| 0x01C1 7000 | 0x01C1 7FFF | | | - | | | | |
| 0x01C1 8000 | 0x01C1 FFFF | | | - | | | | |
| 0x01C2 0000 | 0x01C2 0FFF | 4K | | Timer64P 0 | | | | - |
| 0x01C2 1000 | 0x01C2 1FFF | 4K | | Timer64P 1 | | | | - |
| 0x01C2 2000 | 0x01C2 2FFF | 4K | | I2C 0 | | | | - |
| 0x01C2 3000 | 0x01C2 3FFF | 4K | | RTC | | | | - |

(1) The DSP L2 ROM is used for boot purposes and cannot be programmed with application code

Table 2-4. OMAP-L137 Top Level Memory Map (continued)

| Start Address | End Address | Size | ARM Mem Map | DSP Mem Map | EDMA Mem Map | PRUSS Mem Map | Master Peripheral Mem Map | LCDC Mem Map |
|---------------|-------------|------|-------------|-------------|----------------------------------|---------------|---------------------------|--------------|
| 0x01C2 4000 | 0x01C2 4FFF | | | | - | | | - |
| 0x01C2 5000 | 0x01C3 FFFF | | | | - | | | |
| 0x01C4 0000 | 0x01C4 0FFF | 4K | | | MMC/SD 0 | | | - |
| 0x01C4 1000 | 0x01C4 1FFF | 4K | | | SPI 0 | | | - |
| 0x01C4 2000 | 0x01C4 2FFF | 4K | | | UART 0 | | | - |
| 0x01C4 3000 | 0x01CF FFFF | | | | - | | | |
| 0x01D0 0000 | 0x01D0 0FFF | 4K | | | McASP 0 Control | | | - |
| 0x01D0 1000 | 0x01D0 1FFF | 4K | | | McASP 0 AFIFO Control | | | - |
| 0x01D0 2000 | 0x01D0 2FFF | 4K | | | McASP 0 Data | | | - |
| 0x01D0 3000 | 0x01D0 3FFF | | | | - | | | |
| 0x01D0 4000 | 0x01D0 4FFF | 4K | | | McASP 1 Control | | | - |
| 0x01D0 5000 | 0x01D0 5FFF | 4K | | | McASP 1 AFIFO Control | | | - |
| 0x01D0 6000 | 0x01D0 6FFF | 4K | | | McASP 1 Data | | | - |
| 0x01D0 7000 | 0x01D0 7FFF | | | | - | | | |
| 0x01D0 8000 | 0x01D0 8FFF | 4K | | | McASP 2 Control | | | - |
| 0x01D0 9000 | 0x01D0 9FFF | 4K | | | McASP 2 AFIFO Control | | | - |
| 0x01D0 A000 | 0x01D0 AFFF | 4K | | | McASP 2 Data | | | - |
| 0x01D0 B000 | 0x01D0 BFFF | | | | - | | | |
| 0x01D0 C000 | 0x01D0 CFFF | 4K | | | UART 1 | | | - |
| 0x01D0 D000 | 0x01D0 DFFF | 4K | | | UART 2 | | | - |
| 0x01D0 E000 | 0x01DF FFFF | | | | - | | | |
| 0x01E0 0000 | 0x01E0 FFFF | 64K | | | USB0 | | | - |
| 0x01E1 0000 | 0x01E1 0FFF | 4K | | | UHPI | | | - |
| 0x01E1 1000 | 0x01E1 1FFF | | | | - | | | |
| 0x01E1 2000 | 0x01E1 2FFF | 4K | | | SPI 1 | | | - |
| 0x01E1 3000 | 0x01E1 3FFF | 4K | | | LCD Controller | | | - |
| 0x01E1 4000 | 0x01E1 4FFF | 4K | | | Memory Protection Unit 1 (MPU 1) | | | - |
| 0x01E1 5000 | 0x01E1 5FFF | 4K | | | Memory Protection Unit 2 (MPU 2) | | | - |
| 0x01E1 6000 | 0x01E1 FFFF | | | | - | | | |
| 0x01E2 0000 | 0x01E2 1FFF | 8K | | | EMAC Control Module RAM | | | - |
| 0x01E2 2000 | 0x01E2 2FFF | 4K | | | EMAC Control Module Registers | | | - |
| 0x01E2 3000 | 0x01E2 3FFF | 4K | | | EMAC Control Registers | | | - |
| 0x01E2 4000 | 0x01E2 4FFF | 4K | | | EMAC MDIO port | | | - |
| 0x01E2 5000 | 0x01E2 5FFF | 4K | | | USB1 | | | - |
| 0x01E2 6000 | 0x01E2 6FFF | 4K | | | GPIO | | | - |
| 0x01E2 7000 | 0x01E2 7FFF | 4K | | | PSC 1 | | | - |
| 0x01E2 8000 | 0x01E2 8FFF | 4K | | | I2C 1 | | | - |
| 0x01E2 9000 | 0x01EF FFFF | | | | - | | | |
| 0x01F0 0000 | 0x01F0 0FFF | 4K | | | eHRPWM 0 | | | - |
| 0x01F0 1000 | 0x01F0 1FFF | 4K | | | HRPWM 0 | | | - |
| 0x01F0 2000 | 0x01F0 2FFF | 4K | | | eHRPWM 1 | | | - |
| 0x01F0 3000 | 0x01F0 3FFF | 4K | | | HRPWM 1 | | | - |
| 0x01F0 4000 | 0x01F0 4FFF | 4K | | | eHRPWM 2 | | | - |
| 0x01F0 5000 | 0x01F0 5FFF | 4K | | | HRPWM 2 | | | - |
| 0x01F0 6000 | 0x01F0 6FFF | 4K | | | ECAP 0 | | | - |
| 0x01F0 7000 | 0x01F0 7FFF | 4K | | | ECAP 1 | | | - |

ADVANCE INFORMATION

Table 2-4. OMAP-L137 Top Level Memory Map (continued)

| Start Address | End Address | Size | ARM Mem Map | DSP Mem Map | EDMA Mem Map | PRUSS Mem Map | Master Peripheral Mem Map | LCDC Mem Map |
|---------------|--------------|-------|--------------------------|-------------|---------------------------|---------------------------|---------------------------|--------------|
| 0x01F0 8000 | 0x01F0 8FFF | 4K | | | ECAP 2 | | | - |
| 0x01F0 9000 | 0x01F0 9FFF | 4K | | | EQEP 0 | | | - |
| 0x01F0 A000 | 0x01F0 AFFF | 4K | | | EQEP 1 | | | - |
| 0x01F0 B000 | 0x116F FFFF | | | | - | | | |
| 0x1170 0000 | 0x117F FFFF | 1024K | | | DSP L2 ROM ⁽²⁾ | | | - |
| 0x1180 0000 | 0x1183 FFFF | 256K | | | DSP L2 RAM | | | - |
| 0x1184 0000 | 0x11DF FFFF | | | | - | | | |
| 0x11E0 0000 | 0x11E0 7FFF | 32K | | | DSP L1P RAM | | | - |
| 0x11E0 8000 | 0x11EF FFFF | | | | - | | | |
| 0x11F0 0000 | 0x11F0 7FFF | 32K | | | DSP L1D RAM | | | - |
| 0x11F0 8000 | 0x3FFF FFFF | | | | - | | | |
| 0x4000 0000 | 0x47FF FFFF | 128M | | | EMIFA SDRAM data (CS0) | | | - |
| 0x4800 0000 | 0x5FFF FFFF | | | | - | | | |
| 0x6000 0000 | 0x61FF FFFF | 32M | | | EMIFA async data (CS2) | | | - |
| 0x6200 0000 | 0x63FF FFFF | 32M | | | EMIFA async data (CS3) | | | - |
| 0x6400 0000 | 0x65FF FFFF | 32M | | | EMIFA async data (CS4) | | | - |
| 0x6600 0000 | 0x67FF FFFF | 32M | | | EMIFA async data (CS5) | | | - |
| 0x6800 0000 | 0x6800 7FFF | 32K | | | EMIFA Control Registers | | | - |
| 0x6800 8000 | 0x7FFF FFFF | | | | - | | | |
| 0x8000 0000 | 0x8001 FFFF | 128K | | | Shared RAM | | | - |
| 0x8002 0000 | 0xAFFF FFFF | | | | - | | | |
| 0xB000 0000 | 0xB000 7FFF | 32K | | | EMIFB Control Registers | | | |
| 0xB000 8000 | 0xBFFF FFFF | | | | - | | | |
| 0xC000 0000 | 0xCFFF FFFF | 256M | | | EMIFB SDRAM Data | | | |
| 0xD000 0000 | 0xFFFFC FFFF | | | | - | | | |
| 0xFFFFD 0000 | 0xFFFFD FFFF | 64K | ARM local ROM | | | | | |
| 0xFFFFE 0000 | 0xFFFFE DFFF | | | | - | | | |
| 0xFFFFE E000 | 0xFFFFE FFFF | 8K | ARM Interrupt Controller | | | | | |
| 0xFFFFF 0000 | 0xFFFFF 1FFF | 8K | ARM local RAM | | - | ARM Local RAM (PRU0 only) | | |
| 0xFFFFF 2000 | 0xFFFFF FFFF | | | | - | | | |

(2) The DSP L2 ROM is used for boot purposes and cannot be programmed with application code

ADVANCE INFORMATION

2.6 Pin Assignments

Extensive use of pin multiplexing is used to accommodate the largest number of peripheral functions in the smallest possible package. Pin multiplexing is controlled using a combination of hardware configuration at device reset and software programmable register settings.

2.6.1 Pin Map (Bottom View)

Figure 2-3 shows the pin assignments for the ZKB package.

| | | | | | | | | | | | | | | | | | |
|---|-------------------------------|--|---|--|--|--|--|--|---|----------------------------------|---|---|--|---|--|---|---|
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | |
| T | V _{SS} | V _{SS} | AXR1[0]/ GP4[0] | AXR1[11]/ GP5[11] | SPI0_CLK/ EQEP1/ GP5[2]/ BOOT[2] | SPI1_CLK/ EQEP1S/ GP5[7]/ BOOT[7] | EMA_CS[3]/ AMUTE2/ GP2[6] | EMA_CS[0]/ UHPL_HAS/ GP2[4] | EMA_A[0]/ LCD_D[7]/ GP1[0] | EMA_A[4]/ LCD_D[3]/ GP1[4] | EMA_A[8]/ LCD_PCLK/ GP1[8] | EMA_SDCKE/ GP2[0] | EMA_D[0]/ MMCSD_DAT[0]/ UHPL_HD[0]/ GP0[0]/ BOOT[12] | EMA_D[9]/ UHPL_HD[9]/ LCD_D[9]/ GP0[9] | V _{SS} | V _{SS} | T |
| R | DV _{DD} | AXR1[1]/ GP4[1] | UART0_RXD/ I2C0_SDA/ TM64P0_IN[2]/ GP5[8]/ BOOT[8] | SPI1_ENA/ UART2_RXD/ GP5[12] | SPI0_ENA/ UART0_CTS/ EQEP0A/ GP5[3]/ BOOT[3] | SPI0_SOMI[0]/ EQEP0/ GP5[0]/ BOOT[0] | EMA_OE/ UHPL_HDS1/ AXR0[13]/ GP2[7] | EMA_BA[0]/ LCD_D[4]/ GP1[14] | EMA_A[1]/ MMCSD_CLK/ UHPL_HCNTL[0]/ GP1[1] | EMA_A[5]/ LCD_D[2]/ GP1[5] | EMA_A[9]/ LCD_HSYNC/ GP1[9] | EMA_CLK/ OBSCCLK/ AHCLKR2/ GP1[15] | EMA_D[2]/ MMCSD_DAT[2]/ UHPL_HD[2]/ GP0[2] | EMA_D[10]/ UHPL_HD[10]/ LCD_D[10]/ GP0[10] | EMA_D[1]/ MMCSD_DAT[1]/ UHPL_HD[1]/ GP0[1] | DV _{DD} | R |
| P | AXR1[3]/ EQEP1A/ GP4[3] | AXR1[2]/ GP4[2] | UART0_TXD/ I2C0_SCL/ TM64P0_OUT[2]/ GP5[9]/ BOOT[9] | SPI1_SCSS[0]/ UART2_TXD/ GP5[13] | SPI1_SOMI[0]/ I2C1_SCL/ GP5[5]/ BOOT[5] | SPI0_SOMI[0]/ EQEP0S/ GP5[1]/ BOOT[1] | EMA_CS[2]/ UHPL_HCS/ GP2[5]/ BOOT[15] | EMA_BA[1]/ LCD_D[5]/ UHPL_HHWL/ GP1[13] | EMA_A[2]/ MMCSD_CMD/ UHPL_HCNTL[1]/ GP1[2] | EMA_A[6]/ LCD_D[1]/ GP1[6] | EMA_A[11]/ LCD_AC/ ENB_CS/ GP1[11] | EMA_WE/ DOM[1]/ UHPL_HDS2/ AXR0[14]/ GP2[8] | EMA_D[4]/ MMCSD_DAT[4]/ UHPL_HD[4]/ GP0[4] | EMA_D[12]/ UHPL_HD[12]/ LCD_D[12]/ GP0[12] | EMA_D[3]/ MMCSD_DAT[3]/ UHPL_HD[3]/ GP0[3] | EMA_D[11]/ UHPL_HD[11]/ LCD_D[11]/ GP0[11] | P |
| N | AXR1[5]/ EPWM2B/ GP4[5] | AXR1[4]/ EQEP1B/ GP4[4] | AXR1[10]/ GP5[10] | SPI0_SCSS[0]/ UART0_RTS/ EQEP0B/ GP5[4]/ BOOT[4] | SPI1_SOMI[0]/ I2C1_SDA/ GP5[6]/ BOOT[6] | EMA_WAIT[0]/ UHPL_HRDY/ GP2[10] | EMA_RAS/ EMA_CS[5]/ GP2[2] | EMA_A[10]/ LCD_VSYNC/ GP1[10] | EMA_A[3]/ LCD_D[6]/ GP1[3] | EMA_A[7]/ LCD_D[0]/ GP1[7] | EMA_A[12]/ LCD_MCLK/ GP1[12] | EMA_D[8]/ UHPL_HD[8]/ LCD_D[8]/ GP0[8] | EMA_D[6]/ MMCSD_DAT[6]/ UHPL_HD[6]/ GP0[6] | EMA_D[14]/ UHPL_HD[14]/ LCD_D[14]/ GP0[14] | EMA_D[5]/ MMCSD_DAT[5]/ UHPL_HD[5]/ GP0[5] | EMA_D[13]/ LCD_D[13]/ GP0[13] | N |
| M | AXR1[9]/ GP4[9] | AXR1[8]/ EPWM1A/ GP4[8] | AXR1[7]/ EPWM1B/ GP4[7] | AXR1[6]/ EPWM2A/ GP4[6] | DV _{DD} | V _{SS} | V _{SS} | DV _{DD} | DV _{DD} | V _{SS} | V _{SS} | DV _{DD} | EMA_WE/ UHPL_HRW/ AXR0[12]/ GP2[3]/ BOOT[14] | EMA_WE/ DOM[0]/ UHPL_HINT/ AXR0[15]/ GP2[9] | EMA_D[7]/ MMCSD_DAT[7]/ UHPL_HD[7]/ GP0[7]/ BOOT[13] | EMA_D[15]/ UHPL_HD[15]/ LCD_D[15]/ GP0[15] | M |
| L | AHCLKR1/ GP4[11] | ACLKX1/ ECAP2/ APWM2/ GP4[12] | AFSR1/ GP4[13] | AMUTE0/ RESETOUT | DV _{DD} | CV _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | DV _{DD} | DV _{DD} | EMB_CAS | EMB_D[22] | EMB_D[23] | EMB_CAS/ EMA_CS[4]/ GP2[1] | L |
| K | RTCK/GP7[14] | AHCLKX1/ EPWM0B/ GP3[14] | ACLKX1/ EPWM0A/ GP3[15] | AFSX1/ EPWMSYNC/ EPWMSYNC0/ GP4[10] | DV _{DD} | CV _{DD} | CV _{DD} | V _{SS} | V _{SS} | CV _{DD} | CV _{DD} | DV _{DD} | EMB_D[20] | EMB_WE/ DOM[0]/ GP5[15] | EMB_WE | EMB_D[21] | K |
| J | TMS | TDI | TDO | TRST | EMU0/GP7[15] | CV _{DD} | CV _{DD} | V _{SS} | V _{SS} | CV _{DD} | CV _{DD} | CV _{DD} | EMB_D[5]/ GP6[5] | EMB_D[19] | EMB_D[6]/ GP6[6] | EMB_D[7]/ GP6[7] | J |
| H | RTC_XI | RTC_XO | TCK | NC | USB0_VDDA33 | RV _{DD} | CV _{DD} | V _{SS} | V _{SS} | CV _{DD} | CV _{DD} | RV _{DD} | EMB_D[3]/ GP6[3] | EMB_D[17] | EMB_D[18] | EMB_D[4]/ GP6[4] | H |
| G | RTC_CV _{DD} | RTC_V _{SS} | RESET | USB0_DM | DV _{DD} | CV _{DD} | CV _{DD} | V _{SS} | V _{SS} | CV _{DD} | CV _{DD} | DV _{DD} | EMB_D[1]/ GP6[1] | EMB_D[31] | EMB_D[16] | EMB_D[2]/ GP6[2] | G |
| F | OSCO | OSCIN | NC | USB0_DP | DV _{DD} | CV _{DD} | RSV1 | V _{SS} | V _{SS} | V _{SS} | DV _{DD} | DV _{DD} | EMB_D[15]/ GP6[15] | EMB_D[29] | EMB_D[30] | EMB_D[0]/ GP6[0] | F |
| E | PLL0_VSSA | OSCVSS | USB0_VDDA18 | USB0_DRVVBUS/ GP4[15] | DV _{DD} | V _{SS} | V _{SS} | DV _{DD} | DV _{DD} | V _{SS} | V _{SS} | DV _{DD} | EMB_D[13]/ GP6[13] | EMB_D[27] | EMB_D[28] | EMB_D[14]/ GP6[14] | E |
| D | PLL0_VDDA | USB0_ID | USB0_VBUS | AMUTE1/ EPWMTZ/ GP4[14] | AFSX0/ GP2[13]/ BOOT[10] | UART1_TXD/ AXR0[10]/ GP3[10] | AXR0[6]/ RMIL_RXER/ ACLKX2/ GP3[6] | AXR0[2]/ RMIL_TXEN/ AXR2[3]/ GP3[2] | EMB_CS[0] | EMB_A[0]/ GP7[2] | EMB_A[4]/ GP7[6] | EMB_A[8]/ GP7[10] | EMB_D[9]/ GP6[9] | EMB_D[10]/ GP6[10] | EMB_D[11]/ GP6[11] | EMB_D[12]/ GP6[12] | D |
| C | USB1_VDDA33 | USB1_VDDA18 | USB0_VDDA12 | AFSR0/ GP3[12] | ACLKX0/ ECAP0/ APWM0/ GP2[12] | UART1_RXD/ AXR0[9]/ GP3[9] | AXR0[5]/ RMIL_RXD[1]/ AFSX2/ GP3[5] | AXR0[1]/ RMIL_TXD[1]/ ACLKX2/ GP3[1] | EMB_BA[0]/ GP7[1] | EMB_A[1]/ GP7[3] | EMB_A[5]/ GP7[7] | EMB_A[9]/ GP7[11] | EMB_SDCKE | EMB_CLK | EMB_WE/ DOM[1]/ GP5[14] | EMB_D[8]/ GP6[8] | C |
| B | RSV2 | V _{SS} | USB1_DM | ACLKX0/ ECAP1/ APWM1/ GP2[15] | AHCLKX0/ REFCLKIN/ GP2[11] | AXR0[8]/ MDIO_D/ GP3[8] | AXR0[4]/ RMIL_RXD[0]/ AXR2[1]/ GP3[4] | AXR0[0]/ RMIL_TXD[0]/ AFSR2/ GP3[0] | EMB_BA[1]/ GP7[0] | EMB_A[2]/ GP7[4] | EMB_A[6]/ GP7[8] | EMB_A[11]/ GP7[13] | EMB_WE/ DOM[2] | EMB_D[25] | EMB_A[12]/ GP3[13] | DV _{DD} | B |
| A | V _{SS} | V _{SS} | USB1_DP | AHCLKR0/ RMIL_MHZ_ 50_CLK/ GP2[14]/ BOOT[11] | AXR0[11]/ AXR2[0]/ GP3[11] | AXR0[7]/ MDIO_CLK/ GP3[7] | AXR0[3]/ RMIL_CRS_DV/ AXR2[2]/ GP3[3] | EMB_RAS | EMB_A[10]/ GP7[12] | EMB_A[3]/ GP7[5] | EMB_A[7]/ GP7[9] | EMB_WE/ DOM[3] | EMB_D[24] | EMB_D[26] | V _{SS} | V _{SS} | A |

Figure 2-3. Pin Map (ZKB)

2.7 Terminal Functions

Table 2-5 to Table 2-25 identify the external signal names, the associated pin/ball numbers along with the mechanical package designator, the pin type (I, O, IO, OZ, or PWR), whether the pin/ball has any internal pullup/pulldown resistors, whether the pin/ball is configurable as an IO in GPIO mode, and a functional pin description.

2.7.1 Device Reset and JTAG

Table 2-5. Reset and JTAG Terminal Functions

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | DESCRIPTION |
|--------------------------------------|--------|---------------------|---------------------|--|
| | ZKB | | | |
| RESET | | | | |
| $\overline{\text{RESET}}$ | G3 | I | | Device reset input |
| AMUTE0/ $\overline{\text{RESETOUT}}$ | L4 | O ⁽³⁾ | IPD | Reset output. Multiplexed with McASP0 mute output. |
| JTAG | | | | |
| TMS | J1 | I | IPU | JTAG test mode select |
| TDI | J2 | I | IPU | JTAG test data input |
| TDO | J3 | O | IPD | JTAG test data output |
| TCK | H3 | I | IPU | JTAG test clock |
| $\overline{\text{TRST}}$ | J4 | I | IPD | JTAG test reset |
| EMU[0]/GP7[15] | J5 | I/O | IPU | Emulation Signal |
| RTCK/GP7[14] | K1 | I/O | IPD | JTAG Test Clock Return Clock Output |

(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.

Note: For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.

(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

(3) Open drain mode for RESETOUT function.

2.7.2 High-Frequency Oscillator and PLL

Table 2-6. High-Frequency Oscillator and PLL Terminal Functions

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | DESCRIPTION |
|--------------------------------|--------|---------------------|---------------------|---|
| | ZKB | | | |
| EMA_CLK/OBSCLK/AHCLKR2/GP1[15] | R12 | O | IPU | PLL Observation Clock |
| 1.2-V OSCILLATOR | | | | |
| OSCIN | F2 | I | | Oscillator input |
| OSCOU | F1 | O | | Oscillator output |
| OSCVSS | E2 | GND | | Oscillator ground (for filter only) |
| 1.2-V PLL | | | | |
| PLL0_VDDA | D1 | PWR | | PLL analog V_{DD} (1.2-V filtered supply) |
| PLL0_VSSA | E1 | GND | | PLL analog V_{SS} (for filter) |

(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.

Note: For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.

(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

2.7.3 Real-Time Clock and 32-kHz Oscillator

Table 2-7. Real-Time Clock (RTC) and 1.2-V, 32-kHz Oscillator Terminal Functions

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | DESCRIPTION |
|---------------------|--------|---------------------|---------------------|--|
| | ZKB | | | |
| RTC_CVDD | G1 | PWR | | RTC module core power (isolated from rest of chip CV _{DD}) |
| RTC_XI | H1 | I | | Low-frequency (32-kHz) oscillator receiver for real-time clock |
| RTC_XO | H2 | O | | Low-frequency (32-kHz) oscillator driver for real-time clock |
| RTC_V _{ss} | G2 | GND | | Oscillator ground (for filter) |

(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.

Note: For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.

(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

2.7.4 External Memory Interface A (ASYNCR, SDRAM)

Table 2-8. External Memory Interface A (EMIFA) Terminal Functions

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | MUXED | DESCRIPTION |
|--|--------|---------------------|---------------------|--------------------------|----------------|
| | ZKB | | | | |
| EMA_D[15] /UHPI_HD[15]/LCD_D[15]/GP0[15] | M16 | I/O | IPD | UHPI, LCD, GPIO | EMIFA data bus |
| EMA_D[14] /UHPI_HD[14]/LCD_D[14]/GP0[14] | N14 | I/O | IPD | | |
| EMA_D[13] /UHPI_HD[13]/LCD_D[13]/GP0[13] | N16 | I/O | IPD | | |
| EMA_D[12] /UHPI_HD[12]/LCD_D[12]/GP0[12] | P14 | I/O | IPD | | |
| EMA_D[11] /UHPI_HD[11]/LCD_D[11]/GP0[11] | P16 | I/O | IPD | | |
| EMA_D[10] /UHPI_HD[10]/LCD_D[10]/GP0[10] | R14 | I/O | IPD | | |
| EMA_D[9] /UHPI_HD[9]/LCD_D[9]/GP0[9] | T14 | I/O | IPD | | |
| EMA_D[8] /UHPI_HD[8]/LCD_D[8]/GP0[8] | N12 | I/O | IPD | | |
| EMA_D[7] /MMCSA_DAT[7]/UHPI_HD[7]/GP0[7]/BOOT[13] | M15 | I/O | IPU | MMC/SD, UHPI, GPIO, BOOT | |
| EMA_D[6] /MMCSA_DAT[6]/UHPI_HD[6]/GP0[6] | N13 | I/O | IPU | MMC/SD, UHPI, GPIO | |
| EMA_D[5] /MMCSA_DAT[5]/UHPI_HD[5]/GP0[5] | N15 | I/O | IPU | | |
| EMA_D[4] /MMCSA_DAT[4]/UHPI_HD[4]/GP0[4] | P13 | I/O | IPU | | |
| EMA_D[3] /MMCSA_DAT[3]/UHPI_HD[3]/GP0[3] | P15 | I/O | IPU | | |
| EMA_D[2] /MMCSA_DAT[2]/UHPI_HD[2]/GP0[2] | R13 | I/O | IPU | | |
| EMA_D[1] /MMCSA_DAT[1]/UHPI_HD[1]/GP0[1] | R15 | I/O | IPU | | |
| EMA_D[0] /MMCSA_DAT[0]/UHPI_HD[0]/GP0[0]/BOOT[12] | T13 | I/O | IPU | MMC/SD, UHPI, GPIO, BOOT | |

(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.

Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.

(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

Table 2-8. External Memory Interface A (EMIFA) Terminal Functions (continued)

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | MUXED | DESCRIPTION |
|--|--------|---------------------|---------------------|--------------------------|--|
| | ZKB | | | | |
| EMA_A[12]/LCD_MCLK/GP1[12] | N11 | O | IPU | LCD, GPIO | EMIFA address bus |
| EMA_A[11]/LCD_AC_ENB_CS/GP1[11] | P11 | O | IPU | | |
| EMA_A[10]/LCD_VSYNC/GP1[10] | N8 | O | IPU | | |
| EMA_A[9]/LCD_HSYNC/GP1[9] | R11 | O | IPU | | |
| EMA_A[8]/LCD_PCLK/GP1[8] | T11 | O | IPU | | |
| EMA_A[7]/LCD_D[0]/GP1[7] | N10 | O | IPD | | |
| EMA_A[6]/LCD_D[1]/GP1[6] | P10 | O | IPD | | |
| EMA_A[5]/LCD_D[2]/GP1[5] | R10 | O | IPD | | |
| EMA_A[4]/LCD_D[3]/GP1[4] | T10 | O | IPD | | |
| EMA_A[3]/LCD_D[6]/GP1[3] | N9 | O | IPD | | |
| EMA_A[2]/MMCSA_CMD/UHPI_HCNTL1/GP1[2] | P9 | O | IPU | MMCSA, UHPI, GPIO | EMIFA address bus |
| EMA_A[1]/MMCSA_CLK/UHPI_HCNTL0/GP1[1] | R9 | O | IPU | | |
| EMA_A[0]/LCD_D[7]/GP1[0] | T9 | O | IPD | LCD, GPIO | |
| EMA_BA[1]/LCD_D[5]/UHPI_HHWIL/GP1[13] | P8 | O | IPU | LCD, UHPI, GPIO | EMIFA bank address |
| EMA_BA[0]/LCD_D[4]/GP1[14] | R8 | O | IPU | LCD, GPIO | |
| EMA_CLK/OBSCLK/AHCLKR2/GP1[15] | R12 | O | IPU | McASP2, GPIO, OBSCLK | EMIFA clock |
| EMA_SDCKE/GP2[0] | T12 | O | IPU | GPIO | EMIFA SDRAM clock enable |
| EMA_RAS/EMA_CS[5]/GP2[2] | N7 | O | IPU | EMIF A chip select, GPIO | EMIFA SDRAM row address strobe |
| EMA_CAS/EMA_CS[4]/GP2[1] | L16 | O | IPU | | EMIFA SDRAM column address strobe |
| EMA_RAS/EMA_CS[5]/GP2[2] | N7 | O | IPU | EMIF A SDRAM, GPIO | EMIFA Async Chip Select |
| EMA_CAS/EMA_CS[4]/GP2[1] | L16 | O | IPU | | |
| EMA_CS[3]/AMUTE2/GP2[6] | T7 | O | IPU | McASP2, GPIO | |
| EMA_CS[2]/UHPI_HCS/GP2[5]/BOOT[15] | P7 | O | IPU | UHPI, GPIO, BOOT | |
| EMA_CS[0]/UHPI_HAS/GP2[4] | T8 | O | IPU | UHPI, GPIO | EMIFA SDRAM chip select |
| EMA_WE/UHPI_HRW/AXR0[12]/GP2[3]/BOOT[14] | M13 | O | IPU | UHPI, McASP0, GPIO, BOOT | EMIFA SDRAM write enable |
| EMA_WE_DQM[1]/UHPI_HDS2/AXR0[14]/GP2[8] | P12 | O | IPU | UHPI, McASP, GPIO | EMIFA write enable/data mask for EMA_D[15:8] |
| EMA_WE_DQM[0]/UHPI_HINT/AXR0[15]/GP2[9] | M14 | O | IPU | | EMIFA write enable/data mask for EMA_D[7:0] |
| EMA_OE/UHPI_HDS1/AXR0[13]/GP2[7] | R7 | O | IPU | UHPI, McASP0, GPIO | EMIFA output enable |
| EMA_WAIT[0]/UHPI_HRDY/GP2[10] | N6 | I | IPU | UHPI, GPIO | EMIFA wait input/interrupt |

2.7.5 External Memory Interface B (only SDRAM)

Table 2-9. External Memory Interface B (EMIFB) Terminal Functions

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | MUXED | DESCRIPTION | |
|--------------------------|--------|---------------------|---------------------|-------|------------------------------------|------|
| | ZKB | | | | | |
| EMB_D[31] | G14 | O | IPD | | EMIFB SDRAM data bus | |
| EMB_D[30] | F15 | O | IPD | | | |
| EMB_D[29] | F14 | O | IPD | | | |
| EMB_D[28] | E15 | O | IPD | | | |
| EMB_D[27] | E14 | O | IPD | | | |
| EMB_D[26] | A14 | O | IPD | | | |
| EMB_D[25] | B14 | O | IPD | | | |
| EMB_D[24] | A13 | O | IPD | | | |
| EMB_D[23] | L15 | O | IPD | | | |
| EMB_D[22] | L14 | O | IPD | | | |
| EMB_D[21] | K16 | O | IPD | | | |
| EMB_D[20] | K13 | O | IPD | | | |
| EMB_D[19] | J14 | O | IPD | | | |
| EMB_D[18] | H15 | O | IPD | | | |
| EMB_D[17] | H14 | O | IPD | | | |
| EMB_D[16] | G15 | O | IPD | | | |
| EMB_D[15]/GP6[15] | F13 | I/O | IPD | | | GPIO |
| EMB_D[14]/GP6[14] | E16 | I/O | IPD | | | |
| EMB_D[13]/GP6[13] | E13 | I/O | IPD | | | |
| EMB_D[12]/GP6[12] | D16 | I/O | IPD | | | |
| EMB_D[11]/GP6[11] | D15 | I/O | IPD | | | |
| EMB_D[10]/GP6[10] | D14 | I/O | IPD | | | |
| EMB_D[9]/GP6[9] | D13 | I/O | IPD | | | |
| EMB_D[8]/GP6[8] | C16 | I/O | IPD | | | |
| EMB_D[7]/GP6[7] | J16 | I/O | IPD | | | |
| EMB_D[6]/GP6[6] | J15 | I/O | IPD | | | |
| EMB_D[5]/GP6[5] | J13 | I/O | IPD | | | |
| EMB_D[4]/GP6[4] | H16 | I/O | IPD | | | |
| EMB_D[3]/GP6[3] | H13 | I/O | IPD | | | |
| EMB_D[2]/GP6[2] | G16 | I/O | IPD | | | |
| EMB_D[1]/GP6[1] | G13 | I/O | IPD | | | |
| EMB_D[0]/GP6[0] | F16 | I/O | IPD | | | |
| EMB_A[12]/GP3[13] | B15 | O | IPD | GPIO | EMIFB SDRAM row/column address bus | |
| EMB_A[11]/GP7[13] | B12 | O | IPD | | | |
| EMB_A[10]/GP7[12] | A9 | O | IPD | | | |
| EMB_A[9]/GP7[11] | C12 | O | IPD | | | |
| EMB_A[8]/GP7[10] | D12 | O | IPD | | | |
| EMB_A[7]/GP7[9] | A11 | O | IPD | | | |
| EMB_A[6]/GP7[8] | B11 | O | IPD | | | |
| EMB_A[5]/GP7[7] | C11 | O | IPD | | | |

- (1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
- (2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

Table 2-9. External Memory Interface B (EMIFB) Terminal Functions (continued)

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | MUXED | DESCRIPTION | |
|------------------------|--------|---------------------|---------------------|-------|--------------------------------|--|
| | ZKB | | | | | |
| EMB_A[4]/GP7[6] | D11 | O | IPD | GPIO | EMIFB SDRAM row/column address | |
| EMB_A[3]/GP7[5] | A10 | O | IPD | | | |
| EMB_A[2]/GP7[4] | B10 | O | IPD | | | |
| EMB_A[1]/GP7[3] | C10 | O | IPD | | | |
| EMB_A[0]/GP7[2] | D10 | O | IPD | | | |
| EMB_BA[1]/GP7[0] | B9 | O | IPU | | | |
| EMB_BA[0]/GP7[1] | C9 | O | IPU | | EMIFB SDRAM bank address | |
| EMB_CLK | C14 | O | IPU | | EMIF SDRAM clock | |
| EMB_SDCKE | C13 | I/O | IPU | | EMIFB SDRAM clock enable | |
| EMB_WE | K15 | O | IPU | | EMIFB write enable | |
| EMB_RAS | A8 | O | IPU | | EMIFB SDRAM row address strobe | |
| EMB_CAS | L13 | O | IPU | | EMIFB column address strobe | |
| EMB_CS[0] | D9 | O | IPU | | EMIFB SDRAM chip select 0 | |
| EMB_WE_DQM[3] | A12 | O | IPU | | GPIO | EMIFB write enable/data mask for EMB_D |
| EMB_WE_DQM[2] | B13 | O | IPU | | | |
| EMB_WE_DQM[1] /GP5[14] | C15 | O | IPU | | | |
| EMB_WE_DQM[0] /GP5[15] | K14 | O | IPU | | | |

ADVANCE INFORMATION

2.7.6 Serial Peripheral Interface Modules (SPI0, SPI1)

Table 2-10. Serial Peripheral Interface (SPI) Terminal Functions

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | MUXED | DESCRIPTION |
|---|--------|---------------------|---------------------|---------------------------|-------------------------------|
| | ZKB | | | | |
| SPI0 | | | | | |
| SPI0_SCS[0] /UART0_RTS/EQEP0B/GP5[4]/BOOT[4] | N4 | I/O | IPU | UART0, EQEP0B, GPIO, BOOT | SPI0 chip select |
| SPI0_ENA /UART0_CTS/EQEP0A/GP5[3]/BOOT[3] | R5 | I/O | IPU | UART0, EQEP0A, GPIO, BOOT | SPI0 enable |
| SPI0_CLK /EQEP1/GP5[2]/BOOT[2] | T5 | I/O | IPD | eQEP1, GPIO, BOOT | SPI0 clock |
| SPI0_SIMO[0] /EQEP0S/GP5[1]/BOOT[1] | P6 | I/O | IPD | eQEP0, GPIO, BOOT | SPI0 data slave-in-master-out |
| SPI0_SOMI[0] /EQEP0I/GP5[0]/BOOT[0] | R6 | I/O | IPD | | SPI0 data slave-out-master-in |
| SPI1 | | | | | |
| SPI1_SCS[0] /UART2_TXD/GP5[13] | P4 | I/O | IPU | UART2, GPIO | SPI1 chip select |
| SPI1_ENA /UART2_RXD/GP5[12] | R4 | I/O | IPU | | SPI1 enable |
| SPI1_CLK /EQEP1S/GP5[7]/BOOT[7] | T6 | I/O | IPD | eQEP1, GPIO, BOOT | SPI1 clock |
| SPI1_SIMO[0] /I2C1_SDA/GP5[6]/BOOT[6] | N5 | I/O | IPU | I2C1, GPIO, BOOT | SPI1 data slave-in-master-out |
| SPI1_SOMI[0] /I2C1_SCL/GP5[5]/BOOT[5] | P5 | I/O | IPU | | SPI1 data slave-out-master-in |

- (1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
- (2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

2.7.7 Enhanced Capture/Auxiliary PWM Modules (eCAP0, eCAP1, eCAP2)

The eCAP Module pins function as either input captures or auxiliary PWM 32-bit outputs, depending upon how the eCAP module is programmed.

Table 2-11. Enhanced Capture Module (eCAP) Terminal Functions

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | MUXED | DESCRIPTION |
|-----------------------------------|--------|---------------------|---------------------|--------------|--|
| | ZKB | | | | |
| eCAP0 | | | | | |
| ACLKX0/ECAP0/APWM0/GP2[12] | C5 | I/O | IPD | McASP0, GPIO | enhanced capture 0 input or auxiliary PWM 0 output |
| eCAP1 | | | | | |
| ACLKR0/ECAP1/APWM1/GP2[15] | B4 | I/O | IPD | McASP0, GPIO | enhanced capture 1 input or auxiliary PWM 1 output |
| eCAP2 | | | | | |
| ACLKR1/ECAP2/APWM2/GP4[12] | L2 | I/O | IPD | McASP1, GPIO | enhanced capture 2 input or auxiliary PWM 2 output |

- (1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
- (2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

2.7.8 Enhanced Pulse Width Modulators (eHRPWM0, eHRPWM1, eHRPWM2)

Table 2-12. Enhanced Pulse Width Modulator (eHRPWM) Terminal Functions

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | MUXED | DESCRIPTION |
|---|--------|---------------------|---------------------|--------------------------------|---|
| | ZKB | | | | |
| eHRPWM0 | | | | | |
| ACLKX1/ EPWM0A /GP3[15] | K3 | I/O | IPD | McASP1, GPIO | eHRPWM0 A output (with high-resolution) |
| AHCLKX1/ EPWM0B /GP3[14] | K2 | I/O | IPD | | eHRPWM0 B output |
| AMUTE1/ EPWMTZ /GP4[14] | D4 | I/O | IPD | McASP1, eHRPWM1, GPIO, eHRPWM2 | eHRPWM0 trip zone input |
| AFSX1/ EPWMSYNCI / EPWMSYNCO /GP4[10] | K4 | I/O | IPD | McASP1, eHRPWM0, GPIO | Sync input to eHRPWM0 module or sync output to external PWM |
| eHRPWM1 | | | | | |
| AXR1[8]/ EPWM1A /GP4[8] | M2 | I/O | IPD | McASP1, GPIO | eHRPWM1 A output (with high-resolution) |
| AXR1[7]/ EPWM1B /GP4[7] | M3 | I/O | IPD | | eHRPWM1 B output |
| AMUTE1/ EPWMTZ /GP4[14] | D4 | I/O | IPD | McASP1, eHRPWM1, GPIO, eHRPWM2 | eHRPWM1 trip zone input |
| eHRPWM2 | | | | | |
| AXR1[6]/ EPWM2A /GP4[6] | M4 | I/O | IPD | McASP1, GPIO | eHRPWM2 A output (with high-resolution) |
| AXR1[5]/ EPWM2B /GP4[5] | N1 | I/O | IPD | | eHRPWM2 B output |
| AMUTE1/ EPWMTZ /GP4[14] | D4 | I/O | IPD | McASP1, eHRPWM1, GPIO, eHRPWM2 | eHRPWM2 trip zone input |

- (1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
- (2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

2.7.9 Enhanced Quadrature Encoder Pulse Module (eQEP)

Table 2-13. Enhanced Quadrature Encoder Pulse Module (eQEP) Terminal Functions

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | MUXED | DESCRIPTION |
|--|--------|---------------------|---------------------|-------------------------|-------------------------|
| | ZKB | | | | |
| eQEP0 | | | | | |
| SPI0_ENA/UART0_CTS/EQEP0A/GP5[3]/BOOT[3] | R5 | I | IPU | SPI0, UART0, GPIO, BOOT | EQEP0A quadrature input |
| SPI0_SCS[0]/UART0_RTS/EQEP0B/GP5[4]/BOOT[4] | N4 | I | IPU | | EQEP0B quadrature input |
| SPI0_SOMI[0]/EQEP0I/GP5[0]/BOOT[0] | R6 | I | IPD | SPI1, GPIO, BOOT | eQEP0 index |
| SPI0_SIMO[0]/EQEP0S/GP5[1]/BOOT[1] | P6 | I | IPD | | eQEP0 strobe |
| eQEP1 | | | | | |
| AXR1[3]/EQEP1A/GP4[3] | P1 | I | IPD | McASP1, GPIO | eQEP1 quadrature input |
| AXR1[4]/EQEP1B/GP4[4] | N2 | I | IPD | | eQEP1 quadrature input |
| SPI0_CLK/EQEP1I/GP5[2]/BOOT[2] | T5 | I | IPD | SPI1, GPIO, BOOT | eQEP1 index |
| SPI1_CLK/EQEP1S/GP5[7]/BOOT[7] | T6 | I | IPD | | eQEP1 strobe |

- (1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
- (2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

ADVANCE INFORMATION

2.7.10 Boot
Table 2-14. Boot Mode Selection Terminal Functions⁽¹⁾

| SIGNAL NAME | PIN NO | TYPE ⁽²⁾ | PULL ⁽³⁾ | MUXED | DESCRIPTION |
|--|--------|---------------------|---------------------|---------------------------|--------------------------|
| | ZKB | | | | |
| EMA_CS[2]/UHPI_HCS/GP2[5]/BOOT[15] | P7 | I | IPU | EMIFA, UHPI, GPIO | Boot Mode Selection Pins |
| EMA_WE/UHPI_HR\bar{W}/AXR0[12]/GP2[3]/BOOT[14] | M13 | I | IPU | EMIFA, UHPI, McASP0, GPIO | |
| EMA_D[7]/MMCS_DAT[7]/UHPI_HD[7]/GP0[7]/BOOT[13] | M15 | I | IPU | EMIFA, MMC/SD, UHPI, GPIO | |
| EMA_D[0]/MMCS_DAT[0]/UHPI_HD[0]/GP0[0]/BOOT[12] | T13 | I | IPU | EMIFA, MMC/SD, UHPI, GPIO | |
| AHCLKR0/RMII_MHZ_50_CLK/GP2[14]/BOOT[11] | A4 | I | IPD | McASP0, EMAC, GPIO | |
| AFSX0/GP2[13]/BOOT[10] | D5 | I | IPD | McASP0, GPIO | |
| UART0_TXD/I2C0_SCL/TM64P0_OUT12/GP5[9]/BOOT[9] | P3 | I | IPU | UART0, I2C0, Timer0, GPIO | |
| UART0_RXD/I2C0_SDA/TM64P0_IN12/GP5[8]/BOOT[8] | R3 | I | IPU | UART0, I2C0, Timer0, GPIO | |
| SPI1_CLK/EQEP1S/GP5[7]/BOOT[7] | T6 | I | IPD | SPI1, eQEP1, GPIO | |
| SPI1_SIMO[0]/I2C1_SDA/GP5[6]/BOOT[6] | N5 | I | IPU | SPI1, I2C1, GPIO | |
| SPI1_SOMI[0]/I2C1_SCL/GP5[5]/BOOT[5] | P5 | I | IPU | | |
| SPIO_SCS[0]/UART0_RTS/EQEP0B/GP5[4]/BOOT[4] | N4 | I | IPU | SPIO, UART0, eQEP0, GPIO | |
| SPIO_ENA/UART0_CTS/EQEP0A/GP5[3]/BOOT[3] | R5 | I | IPU | SPIO, UART0, eQEP0, GPIO | |
| SPIO_CLK/EQEP1I/GP5[2]/BOOT[2] | T5 | I | IPD | SPIO, eQEP1, GPIO | |
| SPIO_SIMO[0]/EQEP0S/GP5[1]/BOOT[1] | P6 | I | IPD | SPIO, eQEP0, GPIO | |
| SPIO_SOMI[0]/EQEP0I/GP5[0]/BOOT[0] | R6 | I | IPD | | |

(1) Boot decoding will be defined in the ROM datasheet.

(2) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.

Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.

(3) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

2.7.11 Universal Asynchronous Receiver/Transmitters (UART0, UART1, UART2)

Table 2-15. Universal Asynchronous Receiver/Transmitter (UART) Terminal Functions

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | MUXED | DESCRIPTION |
|--|--------|---------------------|---------------------|---------------------------|----------------------------|
| | ZKB | | | | |
| UART0 | | | | | |
| UART0_RXD /I2C0_SDA/TM64P0_IN12/GP5[8]/BOOT[8] | R3 | I | IPU | I2C0, BOOT, Timer0, GPIO, | UART0 receive data |
| UART0_TXD /I2C0_SCL/TM64P0_OUT12/GP5[9]/BOOT[9] | P3 | O | IPU | I2C0, Timer0, GPIO, BOOT | UART0 transmit data |
| <u>SPI0_SCS[0]</u> / UART0_RTS /EQEP0B/GP5[4]/BOOT[4] | N4 | O | IPU | SPI0, eQEP0, GPIO, BOOT | UART0 ready-to-send output |
| <u>SPI0_ENA</u> / UART0_CTS /EQEP0A/GP5[3]/BOOT[3] | R5 | I | IPU | | UART0 clear-to-send input |

- (1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
- (2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

ADVANCE INFORMATION

Table 2-15. Universal Asynchronous Receiver/Transmitter (UART) Terminal Functions (continued)

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | MUXED | DESCRIPTION |
|---|--------|---------------------|---------------------|--------------|---------------------|
| | ZKB | | | | |
| UART1 | | | | | |
| UART1_RXD/AXR0[9]/GP3[9] ⁽¹⁾ | C6 | I | IPD | McASP0, GPIO | UART1 receive data |
| UART1_TXD/AXR0[10]/GP3[10] ⁽¹⁾ | D6 | O | IPD | | UART1 transmit data |
| UART2 | | | | | |
| SPI1_ENA/UART2_RXD/GP5[12] | R4 | I | IPU | SPI1, GPIO | UART2 receive data |
| SPI1_SCS[0]/UART2_TXD/GP5[13] | P4 | O | IPU | | UART2 transmit data |

(1) As these signals are internally pulled down while the device is in reset, it is necessary to externally pull them high with resistors if UART1 boot mode is used. Please see the OMAP-L137 Applications Processor System Reference Guide - Literature Number [SPRUG84](#) for more for details on entering UART1 boot mode.

2.7.12 Inter-Integrated Circuit Modules(I2C0, I2C1)

Table 2-16. Inter-Integrated Circuit (I2C) Terminal Functions

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | MUXED | DESCRIPTION |
|---|--------|---------------------|---------------------|---------------------------|-------------------|
| | ZKB | | | | |
| I2C0 | | | | | |
| UART0_RXD/ I2C0_SDA /TM64P0_IN12/GP5[8]/BOOT[8] | R3 | I/O | IPU | UART0, Timer0, GPIO, BOOT | I2C0 serial data |
| UART0_TXD/ I2C0_SCL /TM64P0_OUT12/GP5[9]/BOOT[9] | P3 | I/O | IPU | UART0, Timer0, GPIO, BOOT | I2C0 serial clock |
| I2C1 | | | | | |
| SPI1_SIMO[0]/ I2C1_SDA /GP5[6]/BOOT[6] | N5 | I/O | IPU | SPI1, GPIO, BOOT | I2C1 serial data |
| SPI1_SOMI[0]/ I2C1_SCL /GP5[5]/BOOT[5] | P5 | I/O | IPU | | I2C1 serial clock |

(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.

Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.

(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

2.7.13 Timers

Table 2-17. Timers Terminal Functions

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | MUXED | DESCRIPTION |
|--|--------|---------------------|---------------------|-------------------------|---------------------|
| | ZKB | | | | |
| TIMER0 | | | | | |
| UART0_RXD/I2C0_SDA/ TM64P0_IN12 /GP5[8]/BOOT[8] | R3 | I | IPU | UART0, I2C0, GPIO, BOOT | Timer0 lower input |
| UART0_TXD/I2C0_SCL/ TM64P0_OUT12 /GP5[9]/BOOT[9] | P3 | O | IPU | | Timer0 lower output |
| TIMER1 (Watchdog) | | | | | |
| No external pins. The Timer1 peripheral signals are not pinned out as external pins. | | | | | |

(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.

Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.

(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

2.7.14 Universal Host-Port Interface (UHPI)
Table 2-18. Universal Host-Port Interface (UHPI) Terminal Functions

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | MUXED | DESCRIPTION |
|---|--------|---------------------|---------------------|---------------------------|---------------------------------------|
| | ZKB | | | | |
| EMA_D[15]/ UHPI_HD[15] /LCD_D[15]/GP0[15] | M16 | I/O | IPD | EMIFA, LCD, GPIO | UHPI data bus |
| EMA_D[14]/ UHPI_HD[14] /LCD_D[14]/GP0[14] | N14 | I/O | IPD | | |
| EMA_D[13]/ UHPI_HD[13] /LCD_D[13]/GP0[13] | N16 | I/O | IPD | | |
| EMA_D[12]/ UHPI_HD[12] /LCD_D[12]/GP0[12] | P14 | I/O | IPD | | |
| EMA_D[11]/ UHPI_HD[11] /LCD_D[11]/GP0[11] | P16 | I/O | IPD | | |
| EMA_D[10]/ UHPI_HD[10] /LCD_D[10]/GP0[10] | R14 | I/O | IPD | | |
| EMA_D[9]/ UHPI_HD[9] /LCD_D[9]/GP0[9] | T14 | I/O | IPD | | |
| EMA_D[8]/ UHPI_HD[8] /LCD_D[8]/GP0[8] | N12 | I/O | IPD | | |
| EMA_D[7]/MMCS_DAT[7]/ UHPI_HD[7] /GP0[7]/BOOT[13] | M15 | I/O | IPU | EMIFA, MMC/SD, GPIO, BOOT | |
| EMA_D[6]/MMCS_DAT[6]/ UHPI_HD[6] /GP0[6] | N13 | I/O | IPU | EMIFA, MMC/SD, GPIO | |
| EMA_D[5]/MMCS_DAT[5]/ UHPI_HD[5] /GP0[5] | N15 | I/O | IPU | | |
| EMA_D[4]/MMCS_DAT[4]/ UHPI_HD[4] /GP0[4] | P13 | I/O | IPU | | |
| EMA_D[3]/MMCS_DAT[3]/ UHPI_HD[3] /GP0[3] | P15 | I/O | IPU | | |
| EMA_D[2]/MMCS_DAT[2]/ UHPI_HD[2] /GP0[2] | R13 | I/O | IPU | | |
| EMA_D[1]/MMCS_DAT[1]/ UHPI_HD[1] /GP0[1] | R15 | I/O | IPU | | |
| EMA_D[0]/MMCS_DAT[0]/ UHPI_HD[0] /GP0[0]/BOOT[12] | T13 | I/O | IPU | EMIFA, MMC/SD, GPIO, BOOT | |
| EMA_A[2]/MMCS_CMD/ UHPI_HCNTL1 /GP1[2] | P9 | I/O | IPU | EMIFA, MMCSD_CMD, GPIO | UHPI access control |
| EMA_A[1]/MMCS_CLK/ UHPI_HCNTL0 /GP1[1] | R9 | I/O | IPU | | |
| EMA_BA[1]/LCD_D[5]/ UHPI_HHWIL /GP1[13] | P8 | I/O | IPU | EMIFA, LCD, GPIO | UHPI half-word identification control |
| EMA_WE / UHPI_HRW /AXR0[12]/GP2[3]/BOOT[14] | M13 | I/O | IPU | EMIFA, McASP, GPIO, BOOT | UHPI read/write |
| EMA_CS [2]/ UHPI_HCS /GP2[5]/BOOT[15] | P7 | I/O | IPU | EMIFA, GPIO, BOOT | UHPI chip select |
| EMA_WE_DQM [1]/ UHPI_HDS2 /AXR0[14]/GP2[8] | P12 | I/O | IPU | EMIFA, McASP0, GPIO | UHPI data strobe |
| EMA_OE / UHPI_HDS1 /AXR0[13]/GP2[7] | R7 | I/O | IPU | | |
| EMA_WE_DQM [0]/ UHPI_HINT /AXR0[15]/GP2[9] | M14 | I/O | IPU | | |
| EMA_WAIT[0]/ UHPI_HRDY /GP2[10] | N6 | I/O | IPU | EMIFA, GPIO | UHPI ready |
| EMA_CS [0]/ UHPI_HAS /GP2[4] | T8 | I/O | IPU | | |

- (1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
- (2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

2.7.15 Multichannel Audio Serial Ports (McASP0, McASP1, McASP2)

Table 2-19. Multichannel Audio Serial Ports (McASPs) Terminal Functions

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | MUXED | DESCRIPTION |
|---|--------|---------------------|---------------------|-------------------------|------------------------------|
| | ZKB | | | | |
| McASP0 | | | | | |
| EMA_WE_DQM[0] /UHPI_HINT/ AXR0[15] /GP2[9] | M14 | I/O | IPU | EMIFA, UHPI, GPIO | McASP0 serial data |
| EMA_WE_DQM[1] /UHPI_HDS2/ AXR0[14] /GP2[8] | P12 | I/O | IPU | | |
| EMA_OE /UHPI_HDS1/ AXR0[13] /GP2[7] | R7 | I/O | IPU | | |
| EMA_WE /UHPI_HR \bar{W} / AXR0[12] /GP2[3]/BOOT[14] | M13 | I/O | IPU | EMIFA, UHPI, GPIO, BOOT | |
| AXR0[11] /AXR2[0]/GP3[11] | A5 | I/O | IPD | McASP2, GPIO | |
| UART1_TXD/ AXR0[10] /GP3[10] | D6 | I/O | IPD | GPIO | |
| UART1_RXD/ AXR0[9] /GP3[9] | C6 | I/O | IPD | GPIO | |
| AXR0[8] /MDIO_D/GP3[8] | B6 | I/O | IPU | MDIO, GPIO | |
| AXR0[7] /MDIO_CLK/GP3[7] | A6 | I/O | IPD | | |
| AXR0[6] /RMII_RXER/ACLK2/GP3[6] | D7 | I/O | IPD | EMAC, McASP2, GPIO | |
| AXR0[5] /RMII_RXD[1]/AFSX2/GP3[5] | C7 | I/O | IPD | | |
| AXR0[4] /RMII_RXD[0]/AXR2[1]/GP3[4] | B7 | I/O | IPD | | |
| AXR0[3] /RMII_CRS_DV/AXR2[2]/GP3[3] | A7 | I/O | IPD | | |
| AXR0[2] /RMII_TXEN/AXR2[3]/GP3[2] | D8 | I/O | IPD | | |
| AXR0[1] /RMII_TXD[1]/ACLK2/GP3[1] | C8 | I/O | IPD | | |
| AXR0[0] /RMII_TXD[0]/AFSR2/GP3[0] | B8 | I/O | IPD | | |
| AHCLKX0 /AHCLKX2/USB_REFCLKIN/GP2[11] | B5 | I/O | IPD | McASP2, USB, GPIO | McASP1 transmit master clock |
| ACLKX0 /ECAP0/APWM0/GP2[12] | C5 | I/O | IPD | eCAP0, GPIO | McASP0 transmit bit clock |
| AFSX0 /GP2[13]/BOOT[10] | D5 | I/O | IPD | GPIO, BOOT | McASP0 transmit frame sync |
| AHCLKR0 /RMII_MHZ_50_CLK/GP2[14]/BOOT[11] | A4 | I/O | IPD | EMAC, GPIO, BOOT | McASP0 receive master clock |
| ACLKR0 /ECAP1/APWM1/GP2[15] | B4 | I/O | IPD | eCAP1, GPIO | McASP0 receive bit clock |
| AFSR0 /GP3[12] | C4 | I/O | IPD | GPIO | McASP0 receive frame sync |
| AMUTE0 /RESETOUT | L4 | I/O | IPD | RESETOUT | McASP0 mute output |

- (1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
- (2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

Table 2-19. Multichannel Audio Serial Ports (McASPs) Terminal Functions (continued)

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | MUXED | DESCRIPTION |
|--------------------------------------|--------|---------------------|---------------------|---------------------------------|------------------------------|
| | ZKB | | | | |
| McASP1 | | | | | |
| AXR1[11]/GP5[11] | T4 | I/O | IPU | GPIO | McASP1 serial data |
| AXR1[10]/GP5[10] | N3 | I/O | IPU | | |
| AXR1[9]/GP4[9] | M1 | I/O | IPD | | |
| AXR1[8]/EPWM1A/GP4[8] | M2 | I/O | IPD | eHRPWM1 A, GPIO | |
| AXR1[7]/EPWM1B/GP4[7] | M3 | I/O | IPD | eHRPWM1 B, GPIO | |
| AXR1[6]/EPWM2A/GP4[6] | M4 | I/O | IPD | eHRPWM2 A, GPIO | |
| AXR1[5]/EPWM2B/GP4[5] | N1 | I/O | IPD | eHRPWM2 B, GPIO | |
| AXR1[4]/EQEP1B/GP4[4] | N2 | I/O | IPD | eQEP1, GPIO | |
| AXR1[3]/EQEP1A/GP4[3] | P1 | I/O | IPD | | |
| AXR1[2]/GP4[2] | P2 | I/O | IPD | GPIO | |
| AXR1[1]/GP4[1] | R2 | I/O | IPD | | |
| AXR1[0]/GP4[0] | T3 | I/O | IPD | | |
| AHCLKX1/EPWM0B/GP3[14] | K2 | I/O | IPD | eHRPWM0, GPIO | McASP1 transmit master clock |
| ACLKX1/EPWM0A/GP3[15] | K3 | I/O | IPD | eHRPWM0, GPIO | McASP1 transmit bit clock |
| AFSX1/EPWMSYNCI/EPWMSYNCO/GP4[10] | K4 | I/O | IPD | eHRPWM0, GPIO | McASP1 transmit frame sync |
| AHCLKR1/GP4[11] | L1 | I/O | IPD | GPIO | McASP1 receive master clock |
| ACLKR1/ECAP2/APWM2/GP4[12] | L2 | I/O | IPD | eCAP2, GPIO | McASP1 receive bit clock |
| AFSR1/GP4[13] | L3 | I/O | IPD | GPIO | McASP1 receive frame sync |
| AMUTE1/EPWMTZ/GP4[14] | D4 | I/O | IPD | eHRPWM0, eHRPWM1, eHRPWM2, GPIO | McASP1 mute output |
| McASP2 | | | | | |
| AXR0[0]/RMII_TXD[0]/AFSR2/GP3[0] | B8 | I/O | IPD | McASP0, EMAC, GPIO | McASP2 serial data |
| AXR0[2]/RMII_TXEN/AXR2[3]/GP3[2] | D8 | I/O | IPD | | |
| AXR0[3]/RMII_CRS_DV/AXR2[2]/GP3[3] | A7 | I/O | IPD | | |
| AXR0[4]/RMII_RXD[0]/AXR2[1]/GP3[4] | B7 | I/O | IPD | | |
| AXR0[11]/AXR2[0]/GP3[11] | A5 | I/O | IPD | | |
| AHCLKX0/AHCLKX2/USB_REFCLKIN/GP2[11] | B5 | I/O | IPD | McASP0, USB, GPIO | McASP2 transmit master clock |
| AXR0[1]/RMII_TXD[1]/ACLKX2/GP3[1] | C8 | I/O | IPD | | McASP2 transmit bit clock |
| AXR0[5]/RMII_RXD[1]/AFSX2/GP3[5] | C7 | I/O | IPD | McASP0, EMAC, GPIO | McASP2 transmit frame sync |
| EMA_CLK/OBSCLK/AHCLKR2/GP1[15] | R12 | I/O | IPU | EMIFA, GPIO, OBSCLK | McASP2 receive master clock |
| AXR0[6]/RMII_RXER/ACLKX2/GP3[6] | D7 | I/O | IPD | McASP0, EMAC, GPIO | McASP2 receive bit clock |
| EMA_CS[3]/AMUTE2/GP2[6] | T7 | I/O | IPU | EMIFA, GPIO | McASP2 mute output |

ADVANCE INFORMATION

2.7.16 Universal Serial Bus Modules (USB0, USB1)

Table 2-20. Universal Serial Bus (USB) Terminal Functions

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | MUXED | DESCRIPTION |
|--|--------|---------------------|---------------------|-------|---|
| | ZKB | | | | |
| USB0 2.0 OTG (USB0) | | | | | |
| USB0_DM | G4 | A | | NA | USB0 PHY data minus |
| USB0_DP | F4 | A | | NA | USB0 PHY data plus |
| USB0_VDDA33 | H5 | PWR | | NA | USB0 PHY 3.3-V supply |
| USB0_VDDA18 | E3 | PWR | | NA | USB0 PHY 1.8-V supply input |
| USB0_VDDA12⁽³⁾ | C3 | PWR | | NA | USB0 PHY 1.2-V LDO output for bypass cap |
| USB0_ID | D2 | A | | NA | USB0 PHY identification (mini-A or mini-B plug) |
| USB0_VBUS | D3 | A | | NA | USB0 bus voltage |
| USB0_DRVVBUS/GP4[15] | E4 | 0 | IPD | GPIO | USB0 controller VBUS control output |
| AHCLKX0/AHCLKX2/ USB_REFCLKIN/GP2[11] | B5 | I | IPD | | USB_REFCLKIN. Optional clock input |
| USB1 1.1 OHCI (USB1) | | | | | |
| USB1_DM | B3 | A | | NA | USB1 PHY data minus |
| USB1_DP | A3 | A | | NA | USB1 PHY data plus |
| USB1_VDDA33 | C1 | PWR | | NA | USB1 PHY 3.3-V supply |
| USB1_VDDA18 | C2 | PWR | | NA | USB1 PHY 1.8-V supply |
| AHCLKX0/AHCLKX2/ USB_REFCLKIN/GP2[11] | B5 | I | IPD | NA | USB_REFCLKIN. Optional clock input |

- (1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
- (2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor
- (3) Core power supply LDO output for USB PHY. This pin must be connected via a 0.22 uF capacitor to VSS.

ADVANCE INFORMATION

2.7.17 Ethernet Media Access Controller (EMAC)

Table 2-21. Ethernet Media Access Controller (EMAC) Terminal Functions

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | MUXED | DESCRIPTION |
|---|--------|---------------------|---------------------|----------------------|------------------------------------|
| | ZKB | | | | |
| RMII | | | | | |
| AHCLKR0/ RMII_MHZ_50_CLK /GP2[14]/BOOT[11] | A4 | I/O | IPD | McASP0, GPIO, BOOT | EMAC 50-MHz clock input or output |
| AXR0[6]/ RMII_RXER /ACLKR2/GP3[6] | D7 | I | IPD | McASP0, McASP2, GPIO | EMAC RMII receiver error |
| AXR0[5]/ RMII_RXD[1] /AFSX2/GP3[5] | C7 | I | IPD | | EMAC RMII receive data |
| AXR0[4]/ RMII_RXD[0] /AXR2[1]/GP3[4] | B7 | I | IPD | | EMAC RMII carrier sense data valid |
| AXR0[3]/ RMII_CRS_DV /AXR2[2]/GP3[3] | A7 | I | IPD | | EMAC RMII transmit enable |
| AXR0[2]/ RMII_TXEN /AXR2[3]/GP3[2] | D8 | O | IPD | | EMAC RMII transmit data |
| AXR0[1]/ RMII_TXD[1] /ACLKX2/GP3[1] | C8 | O | IPD | | |
| AXR0[0]/ RMII_TXD[0] /AFSR2/GP3[0] | B8 | O | IPD | | |
| MDIO | | | | | |
| AXR0[8]/ MDIO_D /GP3[8] | B6 | I/O | IPU | McASP0, GPIO | MDIO serial data |
| AXR0[7]/ MDIO_CLK /GP3[7] | A6 | O | IPD | | MDIO clock |

- (1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
- (2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

2.7.18 Multimedia Card/Secure Digital (MMC/SD)

Table 2-22. Multimedia Card/Secure Digital (MMC/SD) Terminal Functions

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | MUXED | DESCRIPTION |
|---|--------|---------------------|---------------------|-------------------------|---------------|
| | ZKB | | | | |
| EMA_A[1]/ MMCS D_CLK/UHPI_HCNTL0/GP1[1] | R9 | O | IPU | EMIFA, UHPI, GPIO | MMCSD Clock |
| EMA_A[2]/ MMCS D_CMD/UHPI_HCNTL1/GP1[2] | P9 | I/O | IPU | | MMCSD Command |
| EMA_D[7]/ MMCS D_DAT[7]/UHPI_HD[7]/GP0[7]/BOOT[13] | M15 | I/O | IPU | EMIFA, UHPI, GPIO, BOOT | MMC/SD data |
| EMA_D[6]/ MMCS D_DAT[6]/UHPI_HD[6]/GP0[6] | N13 | I/O | IPU | | |
| EMA_D[5]/ MMCS D_DAT[5]/UHPI_HD[5]/GP0[5] | N15 | I/O | IPU | | |
| EMA_D[4]/ MMCS D_DAT[4]/UHPI_HD[4]/GP0[4] | P13 | I/O | IPU | | |
| EMA_D[3]/ MMCS D_DAT[3]/UHPI_HD[3]/GP0[3] | P15 | I/O | IPU | | |
| EMA_D[2]/ MMCS D_DAT[2]/UHPI_HD[2]/GP0[2] | R13 | I/O | IPU | | |
| EMA_D[1]/ MMCS D_DAT[1]/UHPI_HD[1]/GP0[1] | R15 | I/O | IPU | | |
| EMA_D[0]/ MMCS D_DAT[0]/UHPI_HD[0]/GP0[0]/BOOT[12] | T13 | I/O | IPU | EMIFA, UHPI, GPIO, BOOT | |

- (1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
- (2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

ADVANCE INFORMATION

2.7.19 Liquid Crystal Display Controller (LCD)

Table 2-23. Liquid Crystal Display Controller (LCD) Terminal Functions

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | PULL ⁽²⁾ | MUXED | DESCRIPTION | |
|---|--------|---------------------|---------------------|----------------------|------------------|-----------------------------------|
| | ZKB | | | | | |
| EMA_D[15]/UHPI_HD[15]/ LCD_D [15] /GP0[15] | M16 | I/O | IPD | EMIFA, UHPI, GPIO | LCD data bus | |
| EMA_D[14]/UHPI_HD[14]/ LCD_D[14] /GP0[14] | N14 | I/O | IPD | | | |
| EMA_D[13]/UHPI_HD[13]/ LCD_D[13] /GP0[13] | N16 | I/O | IPD | | | |
| EMA_D[12]/UHPI_HD[12]/ LCD_D[12] /GP0[12] | P14 | I/O | IPD | | | |
| EMA_D[11]/UHPI_HD[11]/ LCD_D[11] /GP0[11] | P16 | I/O | IPD | | | |
| EMA_D[10]/UHPI_HD[10]/ LCD_D[10] /GP0[10] | R14 | I/O | IPD | | | |
| EMA_D[9]/UHPI_HD[9]/ LCD_D[9] /GP0[9] | T14 | I/O | IPD | | | |
| EMA_D[8]/UHPI_HD[8]/ LCD_D[8] /GP0[8] | N12 | I/O | IPD | | | |
| EMA_A[0]/ LCD_D[7] /GP1[0] | T9 | I/O | IPD | | | EMIFA, GPIO |
| EMA_A[3]/ LCD_D[6] /GP1[3] | N9 | I/O | IPD | EMIFA, GPIO | | |
| EMA_BA[1]/ LCD_D[5] /UHPI_HHWIL/GP1[13] | P8 | I/O | IPU | EMIFA, UHPI, GPIO | LCD data bus | |
| EMA_BA[0]/ LCD_D[4] /GP1[14] | R8 | I/O | IPU | EMIFA, GPIO | | |
| EMA_A[4]/ LCD_D[3] /GP1[4] | T10 | I/O | IPD | | | |
| EMA_A[5]/ LCD_D[2] /GP1[5] | R10 | I/O | IPD | | | |
| EMA_A[6]/ LCD_D[1] /GP1[6] | P10 | I/O | IPD | | | |
| EMA_A[7]/ LCD_D[0] /GP1[7] | N10 | I/O | IPD | | | |
| EMA_A[8]/ LCD_PCLK /GP1[8] | T11 | O | IPU | | | LCD pixel clock |
| EMA_A[9]/ LCD_HSYNC /GP1[9] | R11 | O | IPU | | | LCD horizontal sync |
| EMA_A[10]/ LCD_VSYNC /GP1[10] | N8 | O | IPU | | | LCD vertical sync |
| EMA_A[11]/ LCD_AC_ENB_CS /GP1[11] | P11 | O | IPU | | | LCD AC bias enable chip select |
| EMA_A[12]/ LCD_MCLK /GP1[12] | N11 | O | IPU | | LCD memory clock | |

(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.

Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.

(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

2.7.20 Reserved and No Connect

Table 2-24. Reserved and No Connect Terminal Functions

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | DESCRIPTION |
|-------------|--------|---------------------|--|
| | ZKB | | |
| RSV1 | F7 | PWR | Reserved. (Leave unconnected, do not connect to power or ground.) |
| RSV2 | B1 | PWR | Reserved. For proper device operation, this pin must be tied directly to CV _{DD} . |
| NC | F3 | - | No Connect (leave unconnected) |
| NC | H4 | - | No Connect (leave unconnected) |

(1) PWR = Supply voltage.

2.7.21 Supply and Ground

Table 2-25. Supply and Ground Terminal Functions

| SIGNAL NAME | PIN NO | TYPE ⁽¹⁾ | DESCRIPTION |
|----------------------------|---|---------------------|----------------------------------|
| | ZKB | | |
| CVDD (Core supply) | F6,G6, G7, G10, G11, H7, H10, H11, J6, J7, J10, J11, J12, K6, K7, K10, K11,L6 | PWR | Core supply voltage pins |
| RVDD (Internal RAM supply) | H6, H12 | PWR | Internal ram supply voltage pins |
| DVDD (I/O supply) | B16, E5, E8, E9, E12, F5, F11, F12, G5, G12, K5, K12, L5, L11, L12, M5, M8, M9, M12, R1, R16 | PWR | I/O supply voltage pins |
| VSS (Ground) | A1, A2, A15, A16, B2, E6, E7, E10, E11, F8, F9, F10, G8, G9, H8, H9, J8, J9, K8, K9, L7, L8, L9, L10, M6, M7, M10, M11, T1, T2, T15, T16 | GND | Ground pins |

(1) PWR = Supply voltage, GND - Ground.

3 Device Configuration

3.1 Boot Modes

This device supports a variety of boot modes through an internal ROM bootloader. This device does not support dedicated hardware boot modes; therefore, all boot modes utilize the internal ROM. The input states of the BOOT pins are sampled and latched into the BOOTCFG register, which is part of the system configuration (SYSCFG) module, when device reset is deasserted. Boot mode selection is determined by the values of the BOOT pins

The following boot modes are supported:

- NAND Flash boot
 - 8-bit NAND
- NOR Flash boot
 - NOR Direct boot (8-bit or 16-bit)
 - NOR Legacy boot (8-bit or 16-bit)
 - NOR AIS boot (8-bit or 16-bit)
- HPI Boot
- I2C0 / I2C1 Boot
 - EEPROM (Master Mode)
 - External Host (Slave Mode)
- SPI0 / SPI1 Boot
 - Serial Flash (Master Mode)
 - SERIAL EEPROM (Master Mode)
 - External Host (Slave Mode)
- UART0 / UART1 / UART2 Boot
 - External Host

3.2 SYSCFG Module

The following system level features of the chip are controlled by the SYSCFG peripheral:

- Readable Device, Die, and Chip Revision ID
- Control of Pin Multiplexing
- Priority of bus accesses different bus masters in the system
- Capture at power on reset the chip BOOT[15:0] pin values and make them available to software
- Special case settings for peripherals:
 - Locking of PLL controller settings
 - Default burst sizes for EDMA3 TC0 and TC1
 - Selection of the source for the eCAP module input capture (including on chip sources)
 - McASP AMUTEIN selection and clearing of AMUTE status for the three McASP peripherals
 - Control of the reference clock source and other side-band signals for both of the integrated USB PHYs
 - Clock source selection for EMIFA and EMIFB
- Selects the source of emulation suspend signal (from either ARM or DSP) of peripherals supporting this function.
- Control of on-chip inter-processor interrupts for signaling between ARM and DSP

Many registers are accessible only by a host (ARM or DSP) when it is operating in its privileged mode. (ex. from the kernel, but not from user space code).

Table 3-1. System Configuration (SYSCFG) Module Register Access

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION | ACCESS |
|--------------|----------|--|-----------------|
| 0x01C1 4000 | REVID | Revision Identification Register | — |
| 0x01C14008 | DIEIDR0 | Device Identification Register 0 | — |
| 0x01C1 400C | DIEIDR1 | Device Identification Register 1 | — |
| 0x01C1 4010 | DIEIDR2 | Device Identification Register 2 | — |
| 0x01C1 4014 | DIEIDR3 | Device Identification Register 3 | — |
| 0x01C1 4018 | DEVIDR0 | Device Identification Register 0 | — |
| 0x01C1 4020 | BOOTCFG | Boot Configuration Register | Privileged mode |
| 0x01C1 4038 | KICK0R | Kick 0 Register | Privileged mode |
| 0x01C1 403C | KICK1R | Kick 1 Register | Privileged mode |
| 0x01C1 4040 | HOST0CFG | Host 0 Configuration Register | — |
| 0x01C1 4044 | HOST1CFG | Host 1 Configuration Register | — |
| 0x01C1 40E0 | IRAWSTAT | Interrupt Raw Status/Set Register | Privileged mode |
| 0x01C1 40E4 | IENSTAT | Interrupt Enable Status/Clear Register | Privileged mode |
| 0x01C1 40E8 | IENSET | Interrupt Enable Register | Privileged mode |
| 0x01C1 40EC | IENCLR | Interrupt Enable Clear Register | Privileged mode |
| 0x01C1 40F0 | EOI | End of Interrupt Register | Privileged mode |
| 0x01C1 40F4 | FLTADDRR | Fault Address Register | Privileged mode |
| 0x01C1 40F8 | FLTSTAT | Fault Status Register | — |
| 0x01C1 4110 | MSTPRI0 | Master Priority 0 Register | Privileged mode |
| 0x01C1 4114 | MSTPRI1 | Master Priority 1 Register | Privileged mode |
| 0x01C1 4118 | MSTPRI2 | Master Priority 2 Register | Privileged mode |
| 0x01C1 4120 | PINMUX0 | Pin Multiplexing Control 0 Register | Privileged mode |
| 0x01C1 4124 | PINMUX1 | Pin Multiplexing Control 1 Register | Privileged mode |
| 0x01C1 4128 | PINMUX2 | Pin Multiplexing Control 2 Register | Privileged mode |
| 0x01C1 412C | PINMUX3 | Pin Multiplexing Control 3 Register | Privileged mode |
| 0x01C1 4130 | PINMUX4 | Pin Multiplexing Control 4 Register | Privileged mode |

Table 3-1. System Configuration (SYSCFG) Module Register Access (continued)

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION | ACCESS |
|--------------|-------------|--------------------------------------|-----------------|
| 0x01C1 4134 | PINMUX5 | Pin Multiplexing Control 5 Register | Privileged mode |
| 0x01C1 4138 | PINMUX6 | Pin Multiplexing Control 6 Register | Privileged mode |
| 0x01C1 413C | PINMUX7 | Pin Multiplexing Control 7 Register | Privileged mode |
| 0x01C1 4140 | PINMUX8 | Pin Multiplexing Control 8 Register | Privileged mode |
| 0x01C1 4144 | PINMUX9 | Pin Multiplexing Control 9 Register | Privileged mode |
| 0x01C1 4148 | PINMUX10 | Pin Multiplexing Control 10 Register | Privileged mode |
| 0x01C1 414C | PINMUX11 | Pin Multiplexing Control 11 Register | Privileged mode |
| 0x01C1 4150 | PINMUX12 | Pin Multiplexing Control 12 Register | Privileged mode |
| 0x01C1 4154 | PINMUX13 | Pin Multiplexing Control 13 Register | Privileged mode |
| 0x01C1 4158 | PINMUX14 | Pin Multiplexing Control 14 Register | Privileged mode |
| 0x01C1 415C | PINMUX15 | Pin Multiplexing Control 15 Register | Privileged mode |
| 0x01C1 4160 | PINMUX16 | Pin Multiplexing Control 16 Register | Privileged mode |
| 0x01C1 4164 | PINMUX17 | Pin Multiplexing Control 17 Register | Privileged mode |
| 0x01C1 4168 | PINMUX18 | Pin Multiplexing Control 18 Register | Privileged mode |
| 0x01C1 416C | PINMUX19 | Pin Multiplexing Control 19 Register | Privileged mode |
| 0x01C1 4170 | SUSPSRC | Suspend Source Register | Privileged mode |
| 0x01C1 4174 | CHIPSIG | Chip Signal Register | — |
| 0x01C1 4178 | CHIPSIG_CLR | Chip Signal Clear Register | — |
| 0x01C1 417C | CFGCHIP0 | Chip Configuration 0 Register | Privileged mode |
| 0x01C1 4180 | CFGCHIP1 | Chip Configuration 1 Register | Privileged mode |
| 0x01C1 4184 | CFGCHIP2 | Chip Configuration 2 Register | Privileged mode |
| 0x01C1 4188 | CFGCHIP3 | Chip Configuration 3 Register | Privileged mode |
| 0x01C1 418C | CFGCHIP4 | Chip Configuration 4 Register | Privileged mode |

ADVANCE INFORMATION

3.3 Pullup/Pulldown Resistors

Proper board design should ensure that input pins to the device always be at a valid logic level and not floating. This may be achieved via pullup/pulldown resistors. The device features internal pullup (IPU) and internal pulldown (IPD) resistors on most pins to eliminate the need, unless otherwise noted, for external pullup/pulldown resistors.

An external pullup/pulldown resistor needs to be used in the following situations:

- **Boot and Configuration Pins:** If the pin is both routed out and 3-stated (not driven), an external pullup/pulldown resistor is strongly recommended, even if the IPU/IPD matches the desired value/state.
- **Other Input Pins:** If the IPU/IPD does not match the desired value/state, use an external pullup/pulldown resistor to pull the signal to the opposite rail.

For the boot and configuration pins, if they are both routed out and 3-stated (not driven), it is strongly recommended that an external pullup/pulldown resistor be implemented. Although, internal pullup/pulldown resistors exist on these pins and they may match the desired configuration value, providing external connectivity can help ensure that valid logic levels are latched on these device boot and configuration pins. In addition, applying external pullup/pulldown resistors on the boot and configuration pins adds convenience to the user in debugging and flexibility in switching operating modes.

Tips for choosing an external pullup/pulldown resistor:

- Consider the total amount of current that may pass through the pullup or pulldown resistor. Make sure to include the leakage currents of all the devices connected to the net, as well as any internal pullup or pulldown resistors.
- Decide a target value for the net. For a pulldown resistor, this should be below the lowest V_{IL} level of all inputs connected to the net. For a pullup resistor, this should be above the highest V_{IH} level of all inputs on the net. A reasonable choice would be to target the V_{OL} or V_{OH} levels for the logic family of the limiting device; which, by definition, have margin to the V_{IL} and V_{IH} levels.
- Select a pullup/pulldown resistor with the largest possible value; but, which can still ensure that the net will reach the target pulled value when maximum current from all devices on the net is flowing through the resistor. The current to be considered includes leakage current plus, any other internal and external pullup/pulldown resistors on the net.
- For bidirectional nets, there is an additional consideration which sets a lower limit on the resistance value of the external resistor. Verify that the resistance is small enough that the weakest output buffer can drive the net to the opposite logic level (including margin).
- Remember to include tolerances when selecting the resistor value.
- For pullup resistors, also remember to include tolerances on the IO supply rail.
- For most systems, a 1-k Ω resistor can be used to oppose the IPU/IPD while meeting the above criteria. Users should confirm this resistor value is correct for their specific application.
- For most systems, a 20-k Ω resistor can be used to compliment the IPU/IPD on the boot and configuration pins while meeting the above criteria. Users should confirm this resistor value is correct for their specific application.
- For more detailed information on input current (I_I), and the low-/high-level input voltages (V_{IL} and V_{IH}) for the device, see [Section 4.2](#), Recommended Operating Conditions.
- For the internal pullup/pulldown resistors for all device pins, see the peripheral/system-specific terminal functions table.

4 Device Operating Conditions

4.1 Absolute Maximum Ratings Over Operating Case Temperature Range (Unless Otherwise Noted) ⁽¹⁾

| | | |
|--|--|---|
| Supply voltage ranges | Core (CVDD, RVDD, RTC_CVDD, PLL0_VDDA) ⁽²⁾ | -0.5 V to 1.4 V |
| | I/O, 1.8V (USB0_VDDA18, USB1_VDDA18) ⁽²⁾ | -0.5 V to 2 V |
| | I/O, 3.3V (DVDD, USB0_VDDA33, USB1_VDDA33) ⁽²⁾ | -0.5 V to 3.8V |
| Input voltage ranges | V _I I/O, CVDD (OSCIN, RTC_XI) | -0.3 V to CVDD + 0.3V |
| | V _I I/O, 3.3V (Steady State) | -0.3V to DVDD + 0.3V |
| | V _I I/O, 3.3V (Transient) | DVDD + 20% up to 20% of Signal Period |
| | V _I I/O, USB 5V Tolerant Pins: (USB0_DM, USB0_DP, USB0_ID, USB1_DM, USB1_DP) | 5.25V ⁽³⁾ |
| | V _I I/O, USB0 VBUS | 5.50V ⁽³⁾ |
| Output voltage ranges | V _O I/O, 3.3V (Steady State) | -0.5 V to DVDD + 0.3V |
| | V _O I/O, 3.3V (Transient Overshoot/Undershoot) | 20% of DVDD for up to 20% of the signal period |
| Clamp Current | Input or Output Voltages 0.3V above or below their respective power rails. Limit clamp current that flows through the I/O's internal diode protection cells. | ±20mA |
| Operating Junction Temperature ranges, T _J | Commercial | 0°C to 90°C |
| | Industrial (D suffix) | -40°C to 90°C |
| | Extended (A suffix) | -40°C to 105°C |
| | Automotive (T suffix) | -40°C to 125°C |
| Storage temperature range, T _{stg} | (default) | -55°C to 150°C |
| ESD Stress Voltage, V _{ESD} ⁽⁴⁾ | Human Body Model (HBM) ⁽⁵⁾ | >2000V |
| | Charged Device Model (CDM) ⁽⁶⁾ | >500V |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to VSS, PLL0_VSSA, OSCVSS, RTC_VSS
- (3) Up to a max of 24 hours.
- (4) Electrostatic discharge (ESD) to measure device sensitivity/immunity to damage caused by electrostatic discharges into the device.
- (5) Level listed above is the passing level per ANSI/ESDA/JEDEC JS-001-2010. JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process, and manufacturing with less than 500V HBM is possible if necessary precautions are taken. Pins listed as 1000V may actually have higher performance.
- (6) Level listed above is the passing level per EIA-JEDEC JESD22-C101E. JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process. Pins listed as 250V may actually have higher performance.

ADVANCE INFORMATION

4.2 Recommended Operating Conditions

| | | | MIN | NOM | MAX | UNIT |
|--------------------------------|---|-----------------------|--------------|-----|----------------------------|------|
| CVDD | Supply voltage, Core (CVDD, PLL0_VDDA) | 375 MHz versions | 1.14 | 1.2 | 1.32 | V |
| | | 456 MHz version | 1.25 | 1.3 | 1.35 | |
| RTC_CVDD ⁽¹⁾ | Supply Voltage, RTC Core Logic | 375 MHz versions | 0.9 | 1.2 | 1.32 | V |
| | | 456 MHz version | 0.9 | 1.3 | 1.35 | |
| RVDD | Supply Voltage, Internal RAM | 375 MHz versions | 1.14 | 1.2 | 1.32 | V |
| | | 456 MHz version | 1.25 | 1.3 | 1.35 | |
| DVDD | Supply voltage, I/O, 1.8V (USB0_VDDA18, USB1_VDDA18) | | 1.71 | 1.8 | 1.89 | V |
| | Supply voltage, I/O, 3.3V (DVDD, USB0_VDDA33, USB1_VDDA33) | | 3.15 | 3.3 | 3.45 | V |
| VSS | Supply ground (VSS, PLL0_VSSA, OSCVSS ⁽²⁾ , RTC_VSS ⁽²⁾) | | 0 | 0 | 0 | V |
| V _{IH} ⁽³⁾ | High-level input voltage, I/O, 3.3V | | 2 | | | V |
| | High-level input voltage, RTC_XI | | 0.7*RTC_CVDD | | | V |
| | High-level input voltage, OSCIN | | 0.7*CVDD | | | |
| V _{IL} ⁽³⁾ | Low-level input voltage, I/O, 3.3V | | | | 0.8 | V |
| | Low-level input voltage, RTC_XI | | | | 0.3*RTC_CVDD | V |
| | Low-level input voltage, OSCIN | | | | 0.3*CVDD | |
| V _{HYS} | Input Hysteresis | | 160 | | | mV |
| USB | USB0_VBUS | | 4.75 | 5 | 5.25 | V |
| t _t | Transition time, 10%-90%, All Inputs (unless otherwise specified in the electrical data sections) | | | | 0.25P or 10 ⁽⁴⁾ | ns |
| T _A | Operating ambient temperature range | Commercial | 0 | | 70 | °C |
| | | Industrial (D suffix) | -40 | | 70 | °C |
| | | Extended (A suffix) | -40 | | 85 | °C |
| | | Automotive (T suffix) | -40 | | 105 | °C |
| F _{SYCLK1,6} | DSP and ARM Operating Frequency (SYCLK1,6) | Commercial | 0 | | 375 / 456 | MHz |
| | | Industrial (D suffix) | 0 | | 456 | MHz |
| | | Extended (A suffix) | 0 | | 375 | MHz |
| | | Automotive (T suffix) | 0 | | 375 | MHz |

- (1) The RTC provides an option for isolating the RTC_CVDD from the CVDD to reduce current leakage when the RTC is powered independently. If these power supplies are not isolated (CTRL.SPLITPOWER=0), RTC_CVDD must be equal to or greater than CVDD. If these power supplies are isolated (CTRL.SPLITPOWER=1), RTC_CVDD may be lower than CVDD.
- (2) When an external crystal is used, oscillator (OSC_VSS, RTC_VSS) ground must be kept separate from other grounds and connected directly to the crystal load capacitor ground. These pins are shorted to VSS on the device itself and should not be connected to VSS on the circuit board. If a crystal is not used and the clock input is driven directly, then the oscillator VSS may be connected to board ground.
- (3) These I/O specifications do not apply to USB I/Os. USB0 I/Os adhere to USB2.0 specification. USB1 I/Os adhere to USB1.1 specification.
- (4) Whichever is smaller. P = the period of the applied signal. Maintaining transition times as fast as possible is recommended to improve noise immunity on input signals.

ADVANCE INFORMATION

4.3 Notes on Recommended Power-On Hours (POH)

The information in the section below is provided solely for your convenience and does not extend or modify the warranty provided under TI's standard terms and conditions for TI semiconductor products.

To avoid significant degradation, the device power-on hours (POH) must be limited to the following:

Table 4-1. Recommended Power-On Hours

| Silicon Revision | Speed Grade | Operating Junction Temperature (Tj) | Nominal CVDD Voltage (V) | Power-On Hours [POH] (hours) |
|------------------|-------------|-------------------------------------|--------------------------|------------------------------|
| A | 300 MHz | 0 to 90 °C | 1.2V | 100,000 |
| B | 300 MHz | 0 to 90 °C | 1.2V | 100,000 |
| B | 375 MHz | 0 to 90 °C | 1.2V | 100,000 |
| B | 375 MHz | -40 to 105 °C | 1.2V | 75,000 ⁽¹⁾ |
| B | 375 MHz | -40 to 125 °C | 1.2V | 20,000 |
| B | 456 MHz | 0 to 90 °C | 1.3V | 100,000 |
| B | 456 MHz | -40 to 90 °C | 1.3V | 100,000 |

(1) 100,000 POH can be achieved at this temperature condition if the device operation is limited to 345 MHz.

Note: Logic functions and parameter values are not assured out of the range specified in the recommended operating conditions.

The above notations cannot be deemed a warranty or deemed to extend or modify the warranty under TI's standard terms and conditions for TI semiconductor products.

4.4 Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Case Temperature (Unless Otherwise Noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|--------------------------------------|--|------|-----|------|------|
| V _{OH} ⁽¹⁾ | High-level output voltage (3.3V I/O) | DVDD= 3.15V, I _{OH} = -4 mA | 2.4 | | | V |
| | | DVDD= 3.15V, I _{OH} = 100 μA | 2.95 | | | V |
| V _{OL} ⁽¹⁾ | Low-level output voltage (3.3V I/O) | DVDD= 3.15V, I _{OL} = 4mA | | | 0.4 | V |
| | | DVDD= 3.15V, I _{OL} = -100 μA | | | 0.2 | V |
| I _I ⁽²⁾ , ⁽¹⁾ | Input current | V _I = VSS to DVDD without opposing internal resistor | | | ±35 | μA |
| | | V _I = VSS to DVDD with opposing internal pullup resistor ⁽³⁾ | -30 | | -200 | μA |
| | | V _I = VSS to DVDD with opposing internal pulldown resistor ⁽³⁾ | 50 | | 300 | μA |
| | | V _I = VSS to USB1_VDDA33 - USB1_DM and USB1_DP | | | ±40 | μA |
| I _{OH} ⁽¹⁾ | High-level output current | | | | -4 | mA |
| I _{OL} ⁽¹⁾ | Low-level output current | | | | 4 | mA |
| I _{OZ} ⁽⁴⁾ | I/O Off-state output current | VO = VDD or VSS; Internal pull disabled | | | ±35 | μA |
| C _I | Input capacitance | LVC MOS signals | | | 3 | pF |
| | | OSCIN and RTC_XI | | | 2 | pF |
| C _O | Output capacitance | LVC MOS signals | | | 3 | pF |


- (1) These I/O specifications apply to regular 3.3V I/Os and do not apply to USB0 or USB1 unless specifically indicated. USB0 I/Os adhere to the USB 2.0 specification. USB1 I/Os adhere to the USB 1.1 specification.
- (2) I_I applies to input-only pins and bi-directional pins. For input-only pins, I_I indicates the input leakage current. For bi-directional pins, I_I indicates the input leakage current and off-state (Hi-Z) output leakage current.
- (3) Applies only to pins with an internal pullup (IPU) or pulldown (IPD) resistor.
- (4) I_{OZ} applies to output-only pins, indicating off-state (Hi-Z) output leakage current.

ADVANCE INFORMATION

5 Peripheral Information and Electrical Specifications

5.1 Parameter Information

5.1.1 Parameter Information Device-Specific Information



- A. The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. A transmission line with a delay of 2 ns or longer can be used to produce the desired transmission line effect. The transmission line is intended as a load only. It is not necessary to add or subtract the transmission line delay (2 ns or longer) from the data sheet timings. Input requirements in this data sheet are tested with an input slew rate of < 4 Volts per nanosecond (4 V/ns) at the device pin and the input signals are driven between 0V and the appropriate IO supply rail for the signal.

Figure 5-1. Test Load Circuit for AC Timing Measurements

The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

5.1.1.1 Signal Transition Levels

All input and output timing parameters are referenced to V_{ref} for both "0" and "1" logic levels. For 3.3 V I/O, $V_{ref} = 1.65$ V. For 1.8 V I/O, $V_{ref} = 0.9$ V. For 1.2 V I/O, $V_{ref} = 0.6$ V.




Figure 5-2. Input and Output Voltage Reference Levels for AC Timing Measurements

All rise and fall transition timing parameters are referenced to $V_{IL\ MAX}$ and $V_{IH\ MIN}$ for input clocks, $V_{OL\ MAX}$ and $V_{OH\ MIN}$ for output clocks.




Figure 5-3. Rise and Fall Transition Time Voltage Reference Levels

5.2 Recommended Clock and Control Signal Transition Behavior

All clocks and control signals **must** transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.

5.3 Power Supplies

5.3.1 Power-on Sequence

The device should be powered-on in the following order:

- 1) RTC (RTC_CVDD) may be powered from an external device (such as a battery) prior to all other supplies being applied or powered-up at the same time as CVDD. If the RTC is not used, RTC_CVDD should be connected to CVDD. RTC_CVDD should not be left unpowered while CVDD is powered.
- 2a) CVDD core logic supply
- 2b) Other 1.2V logic supplies (RVDD, PLL0_VDDA). Groups 2a) and 2b) may be powered up together or 2a) first followed by 2b).
- 3) All 1.8V IO supplies (USB0_VDDA18, USB1_VDDA18).
- 4) All digital IO and analog 3.3V PHY supplies (DVDD, USB0_VDDA33, USB1_VDDA33). USB0_VDDA33 and USB1_VDDA33 are not required if **both** USB0 and USB1 are not used and may be left unconnected.

Group 3) and group 4) may be powered on in either order [3 then 4, or 4 then 3] but group 4) must be powered-on after the core logic supplies.

There is no specific required voltage ramp rate for any of the supplies.

RESET must be maintained active until all power supplies have reached their nominal values.

5.3.2 Power-off Sequence

The power supplies can be powered-off in any order as long as the 3.3V supplies do not remain powered with the other supplies unpowered.

5.4 Unused USB0 (USB2.0) and USB1 (USB1.1) Pin Configurations

If one or both USB modules on the device are not used, then some of the power supplies to those modules may not be required. This can eliminate the requirement for a 1.8V power supply to the USB modules. The required pin configurations for unused USB modules are shown below.

Table 5-1. Unused USB0 and USB1 Pin Configurations

| SIGNAL NAME | Configuration (When USB0 and USB1 are not used) | Configuration (When USB0 is used and USB1 is not used) |
|--|--|--|
| USB0_DM | No connect | Use as USB0 function |
| USB0_DP | No connect | Use as USB0 function |
| USB0_VDDA33 | No connect | 3.3V |
| USB0_VDDA18 | No connect | 1.8V |
| USB0_ID | No connect | Use as USB0 function |
| USB0_VBUS | No connect | Use as USB0 function |
| USB0_DRVVBUS/GP4[15] | No connect or use as alternate function | Use as USB0 or alternate function |
| USB0_VDDA12 | No connect | Internal USB0 PHY output connected to an external filter capacitor |
| USB1_DM | No connect | VSS |
| USB1_DP | No connect | VSS |
| USB1_VDDA33 | No connect | No connect |
| USB1_VDDA18 | No connect | No connect |
| AHCLKX0/AHCLKX2/USB_REFCLKIN/ GP2[11] | No connect or use as alternate function | Use as USB0 or alternate function |

5.5 Reset

5.5.1 Power-On Reset (POR)

A power-on reset (POR) is required to place the device in a known good state after power-up. Power-On Reset is initiated by bringing $\overline{\text{RESET}}$ and $\overline{\text{TRST}}$ low at the same time. POR sets all of the device internal logic to its default state. All pins are tri-stated with the exception of $\overline{\text{RESETOUT}}$, which remains active through the reset sequence, and RTCK/GP7[14]. If an emulator is driving TCK into the device during reset, then RTCK/GP7[14] will drive out RTCK. If TCK is not being driven into the device during reset, then RTCK/GP7[14] will drive low. $\overline{\text{RESETOUT}}$ is an output for use by other controllers in the system that indicates the device is currently in reset.

While both $\overline{\text{TRST}}$ and $\overline{\text{RESET}}$ need to be asserted upon power up, only $\overline{\text{RESET}}$ needs to be released for the device to boot properly. $\overline{\text{TRST}}$ may be asserted indefinitely for normal operation, keeping the JTAG port interface and device's emulation logic in the reset state.

$\overline{\text{TRST}}$ only needs to be released when it is necessary to use a JTAG controller to debug the device or exercise the device's boundary scan functionality. Note: $\overline{\text{TRST}}$ is synchronous and must be clocked by TCK; otherwise, the boundary scan logic may not respond as expected after $\overline{\text{TRST}}$ is asserted.

$\overline{\text{RESET}}$ must be released only in order for boundary-scan JTAG to read the variant field of IDCODE correctly. Other boundary-scan instructions work correctly independent of current state of $\overline{\text{RESET}}$. For maximum reliability, the device includes an internal pulldown on the $\overline{\text{TRST}}$ pin to ensure that $\overline{\text{TRST}}$ will always be asserted upon power up and the device's internal emulation logic will always be properly initialized.

JTAG controllers from Texas Instruments actively drive $\overline{\text{TRST}}$ high. However, some third-party JTAG controllers may not drive $\overline{\text{TRST}}$ high but expect the use of a pullup resistor on $\overline{\text{TRST}}$. When using this type of JTAG controller, assert $\overline{\text{TRST}}$ to initialize the device after powerup and externally drive $\overline{\text{TRST}}$ high before attempting any emulation or boundary scan operations.

RTCK is maintained active through a POR.

A summary of the effects of Power-On Reset is given below:

- All internal logic (including emulation logic and the PLL logic) is reset to its default state
- Internal memory is not maintained through a POR
- $\overline{\text{RESETOUT}}$ goes active
- All device pins go to a high-impedance state
- The RTC peripheral is not reset during a POR. A software sequence is required to reset the RTC.

CAUTION: A watchdog reset triggers a POR.

5.5.2 Warm Reset

A warm reset provides a limited reset to the device. Warm Reset is initiated by bringing only $\overline{\text{RESET}}$ low ($\overline{\text{TRST}}$ is maintained high through a warm reset). Warm reset sets certain portions of the device to their default state while leaving others unaltered. All pins are tri-stated with the exception of $\overline{\text{RESETOUT}}$, which remains active through the reset sequence, and RTCK/GP7[14]. If an emulator is driving TCK into the device during reset, then RTCK/GP7[14] will drive out RTCK. If TCK is not being driven into the device during reset, then RTCK/GP7[14] will drive low. $\overline{\text{RESETOUT}}$ is an output for use by other controllers in the system that indicates the device is currently in reset.

During emulation, the emulator will maintain $\overline{\text{TRST}}$ high and hence only warm reset (not POR) is available during emulation debug and development.

RTCK is maintained active through a warm reset.

A summary of the effects of Warm Reset is given below:

- All internal logic (except for the emulation logic and the PLL logic) is reset to its default state

- Internal memory is maintained through a warm reset
- $\overline{\text{RESETOUT}}$ goes active
- All device pins go to a high-impedance state
- The RTC peripheral is not reset during a warm reset. A software sequence is required to reset the RTC.

5.5.3 Reset Electrical Data Timings

Table 5-2 assumes testing over the recommended operating conditions.

Table 5-2. Reset Timing Requirements ^{(1), (2)}

| No. | PARAMETER | | MIN | MAX | UNIT |
|-----|--------------------------------|--|------|-----|-----------------------|
| 1 | $t_{w(\text{RSTL})}$ | Pulse width, $\overline{\text{RESET}}/\overline{\text{TRST}}$ low | 100 | | ns |
| 2 | $t_{su(\text{BPV-RSTH})}$ | Setup time, boot pins valid before $\overline{\text{RESET}}/\overline{\text{TRST}}$ high | 20 | | ns |
| 3 | $t_{h(\text{RSTH-BPV})}$ | Hold time, boot pins valid after $\overline{\text{RESET}}/\overline{\text{TRST}}$ high | 20 | | ns |
| 4 | $t_{d(\text{RSTH-RESETOUTH})}$ | $\overline{\text{RESET}}$ high to $\overline{\text{RESETOUTH}}$ high; Warm reset | 4096 | | cycles ⁽³⁾ |
| | | $\overline{\text{RESET}}$ high to $\overline{\text{RESETOUTH}}$ high; Power-on Reset | 6192 | | |

- (1) $\overline{\text{RESETOUTH}}$ is multiplexed with other pin functions. See the Terminal Functions table, Table 2-5 for details.
- (2) For power-on reset (POR), the reset timings in this table refer to $\overline{\text{RESET}}$ and $\overline{\text{TRST}}$ together. For warm reset, the reset timings in this table refer to $\overline{\text{RESET}}$ only ($\overline{\text{TRST}}$ is held high).
- (3) OSCIN cycles.




Figure 5-4. Power-On Reset (RESET and TRST active) Timing

ADVANCE INFORMATION




Figure 5-5. Warm Reset (RESET active, TRST high) Timing

ADVANCE INFORMATION

5.6 Crystal Oscillator or External Clock Input

The OMAP-L137 device includes two choices to provide an external clock input, which is fed to the on-chip PLL to generate high-frequency system clocks. These options are illustrated in Figure 5-6 and Figure 5-7. For input clock frequencies between 12 and 20 MHz, a crystal with 80 ohm max ESR is recommended. For input clock frequencies between 20 and 30 MHz, a crystal with 60 ohm max ESR is recommended. Typical load capacitance values are 10-20 pF, where the load capacitance is the series combination of C1 and C2.

The CLKMODE bit in the PLLCTL register must be 0 to use the on-chip oscillator. If CLKMODE is set to 1, the internal oscillator is disabled.

- Figure 5-6 illustrates the option that uses on-chip 1.2V oscillator with external crystal circuit.
- Figure 5-7 illustrates the option that uses an external 1.2V clock input.




Figure 5-6. On-Chip 1.2V Oscillator

Table 5-3. Oscillator Timing Requirements

| | PARAMETER | MIN | MAX | UNIT |
|-----------|---|-----|-----|------|
| f_{osc} | Oscillator frequency range (OSCIN/OSCOUT) | 12 | 30 | MHz |




Figure 5-7. External 1.2V Clock Source

Table 5-4. OSCIN Timing Requirements

| | PARAMETER | MIN | MAX | UNIT |
|-----------------|--|--------------------|-----------------------|------|
| f_{OSCIN} | OSCIN frequency range (OSCIN) | 12 | 50 | MHz |
| $t_{c(OSCIN)}$ | Cycle time, external clock driven on OSCIN | 20 | | ns |
| $t_{w(OSCINH)}$ | Pulse width high, external clock on OSCIN | $0.4 t_{c(OSCIN)}$ | | ns |
| $t_{w(OSCINL)}$ | Pulse width low, external clock on OSCIN | $0.4 t_{c(OSCIN)}$ | | ns |
| $t_t(OSCIN)$ | Transition time, OSCIN | | $0.25P$ or $10^{(1)}$ | ns |
| $t_j(OSCIN)$ | Period jitter, OSCIN | | $0.02P$ | ns |

(1) Whichever is smaller. P = the period of the applied signal. Maintaining transition times as fast as possible is recommended to improve noise immunity on input signals.

ADVANCE INFORMATION

5.7 Clock PLLs

The OMAP-L137 has one PLL controller that provides clock to different parts of the system. PLL0 provides clocks (though various dividers) to most of the components of the device.

The PLL controller provides the following:

- Glitch-Free Transitions (on changing clock settings)
- Domain Clocks Alignment
- Clock Gating
- PLL power down

The various clock outputs given by the controller are as follows:

- Domain Clocks: SYSCLK [1:n]
- Auxiliary Clock from reference clock source: AUXCLK

Various dividers that can be used are as follows:

- Post-PLL Divider: POSTDIV
- SYSCLK Divider: D1, $\frac{1}{4}$, Dn

Various other controls supported are as follows:

- PLL Multiplier Control: PLLM
- Software programmable PLL Bypass: PLEN

5.7.1 PLL Device-Specific Information

The OMAP-L137 DSP generates the high-frequency internal clocks it requires through an on-chip PLL.

The PLL requires some external filtering components to reduce power supply noise as shown in [Figure 5-8](#).




Figure 5-8. PLL External Filtering Components

The input to the PLL is either from the on-chip oscillator (OSCIN pin) or from an external clock on the OSCIN pin. The PLL outputs seven clocks that have programmable divider options. [Figure 5-9](#) illustrates the PLL Topology.

The PLL is disabled by default after a device reset. It must be configured by software according to the allowable operating conditions listed in [Table 5-5](#) before enabling the DSP to run from the PLL by setting PLEN = 1.




Figure 5-9. PLL Topology

ADVANCE INFORMATION

Table 5-5. Allowed PLL Operating Conditions

| No. | PARAMETER | Default Value | MIN | MAX | UNIT |
|-----|--|---------------|------|--|--------------|
| 1 | PLLRST: Assertion time during initialization | N/A | 1000 | N/A | ns |
| 2 | Lock time: The time that the application has to wait for the PLL to acquire locks before setting PLEN, after changing PREDIV, PLLM, or OSCIN | N/A | N/A | $\text{Max PLL Lock Time} = \frac{2000 N}{\sqrt{m}}$ where N = Pre-Divider Ratio M = PLL Multiplier | OSCIN cycles |
| 3 | PREDIV | /1 | /1 | /32 | |
| 4 | PLL input frequency (PLLREF) | | 12 | 30 (if internal oscillator is used) 50 (if external clock source is used) | MHz |
| 5 | PLL multiplier values (PLLM) ⁽¹⁾ | x20 | x4 | x32 | |
| 6 | PLL output frequency. (PLLOUT) | N/A | 300 | 600 | MHz |
| 7 | POSTDIV | /1 | /1 | /32 | |

(1) The multiplier values must be chosen such that the PLL output frequency (at PLLOUT) is between 300 and 600 MHz, but the frequency going into the SYSCLK dividers (after the post divider) cannot exceed the maximum clock frequency defined for the device at a given voltage operating point.

5.7.2 Device Clock Generation

PLL0 is controlled by PLL Controller 0. The PLLC0 manages the clock ratios, alignment, and gating for the system clocks to the chip. The PLLC is responsible for controlling all modes of the PLL through software, in terms of pre-division of the clock inputs, multiply factor within the PLL, and post-division for each of the chip-level clocks from the PLL output. The PLLC also controls reset propagation through the chip, clock alignment, and test points.

5.7.3 PLL Controller 0 Registers

Table 5-6. PLL Controller 0 Registers

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|--------------|---------|---|
| 0x01C1 1000 | REVID | Revision Identification Register |
| 0x01C1 10E4 | RSTYPE | Reset Type Status Register |
| 0x01C1 1100 | PLLCTL | PLL Control Register |
| 0x01C1 1104 | OCSEL | OBSCCLK Select Register |
| 0x01C1 1110 | PLLM | PLL Multiplier Control Register |
| 0x01C1 1114 | PREDIV | PLL Pre-Divider Control Register |
| 0x01C1 1118 | PLLDIV1 | PLL Controller Divider 1 Register |
| 0x01C1 111C | PLLDIV2 | PLL Controller Divider 2 Register |
| 0x01C1 1120 | PLLDIV3 | PLL Controller Divider 3 Register |
| 0x01C1 1124 | OSCDIV | Oscillator Divider 1 Register (OBSCCLK) |
| 0x01C1 1128 | POSTDIV | PLL Post-Divider Control Register |
| 0x01C1 1138 | PLLCMD | PLL Controller Command Register |
| 0x01C1 113C | PLLSTAT | PLL Controller Status Register |
| 0x01C1 1140 | ALNCTL | PLL Controller Clock Align Control Register |
| 0x01C1 1144 | DCHANGE | PLLDIV Ratio Change Status Register |
| 0x01C1 1148 | CKEN | Clock Enable Control Register |
| 0x01C1 114C | CKSTAT | Clock Status Register |
| 0x01C1 1150 | SYSTAT | SYSCCLK Status Register |
| 0x01C1 1160 | PLLDIV4 | PLL Controller Divider 4 Register |
| 0x01C1 1164 | PLLDIV5 | PLL Controller Divider 5 Register |
| 0x01C1 1168 | PLLDIV6 | PLL Controller Divider 6 Register |
| 0x01C1 116C | PLLDIV7 | PLL Controller Divider 7 Register |

5.8 Interrupts

The OMAP-L137 devices have a large number of interrupts to service the needs of its many peripherals and subsystems. Both the ARM and C674x CPUs are capable of servicing these interrupts equally. The interrupts can be selectively enabled or disabled in either of the controllers. Also, the ARM and DSP can communicate with each other through interrupts controlled by registers in the SYSCFG module.

5.8.1 ARM CPU Interrupts

The ARM9 CPU core supports 2 direct interrupts: FIQ and IRQ. The ARM Interrupt Controller on the OMAP-L13x extends the number of interrupts to 100, and provides features like programmable masking, priority, hardware nesting support, and interrupt vector generation. The OMAP-L13x ARM Interrupt controller is enhanced from previous devices like the DM6446 and DM355.

5.8.1.1 ARM Interrupt Controller (AINTC) Interrupt Signal Hierarchy

On OMAP-L13x, the ARM Interrupt controller organizes interrupts into the following hierarchy:

- Peripheral Interrupt Requests
 - Individual Interrupt Sources from Peripherals
- 100 System Interrupts
 - One or more Peripheral Interrupt Requests are combined (fixed configuration) to generate a System Interrupt.
 - After prioritization, the AINTC will provide an interrupt vector based unique to each System Interrupt
- 32 Interrupt Channels
 - Each System Interrupt is mapped to one of the 32 Interrupt Channels
 - Channel Number determines the first level of prioritization, Channel 0 is highest priority and 31 lowest.
 - If more than one system interrupt is mapped to a channel, priority within the channel is determined by system interrupt number (0 highest priority)
- Host Interrupts (FIQ and IRQ)
 - Interrupt Channels 0 and 1 generate the ARM FIQ interrupt
 - Interrupt Channels 2 through 31 Generate the ARM IRQ interrupt
- Debug Interrupts
 - Two Debug Interrupts are supported and can be used to trigger events in the debug subsystem
 - Sources can be selected from any of the System Interrupts or Host Interrupts

5.8.1.2 AINTC Hardware Vector Generation

The AINTC also generates an interrupt vector in hardware for both IRQ and FIQ host interrupts. This may be used to accelerate interrupt dispatch. A unique vector is generated for each of the 100 system interrupts. The vector is computed in hardware as:

$$\text{VECTOR} = \text{BASE} + (\text{SYSTEM INTERRUPT NUMBER} \times \text{SIZE})$$

Where BASE and SIZE are programmable. The computed vector is a 32-bit address which may be dispatched to using a single instruction of type LDR PC, [PC, #-<offset_12>] at the FIQ and IRQ vector locations (0xFFFF0018 and 0xFFFF001C respectively).

5.8.1.3 AINTC Hardware Interrupt Nesting Support

Interrupt nesting occurs when an interrupt service routine re-enables interrupts, to allow the CPU to interrupt the ISR if a higher priority event occurs. The AINTC provides hardware support to facilitate interrupt nesting. It supports both global and per host interrupt (FIQ and IRQ in this case) automatic

nesting. If enabled, the AINTC will automatically update an internal nesting register that temporarily masks interrupts at and below the priority of the current interrupt channel. Then if the ISR re-enables interrupts; only higher priority channels will be able to interrupt it. The nesting level is restored by the ISR by writing to the nesting level register on completion. Support for nesting can be enabled/disabled by software, with the option of automatic nesting on a global or per host interrupt basis; or manual nesting.

5.8.1.4 AINTC System Interrupt Assignments on OMAP-L137

System Interrupt assignments for the OMAP-L137 are listed in [Table 5-7](#)

Table 5-7. AINTC System Interrupt Assignments

| SYSTEM INTERRUPT | INTERRUPT NAME | SOURCE |
|------------------|--------------------|---|
| 0 | COMMTX | ARM |
| 1 | COMMRX | ARM |
| 2 | NINT | ARM |
| 3 | PRU_EVTOUT0 | PRUSS Interrupt |
| 4 | PRU_EVTOUT1 | PRUSS Interrupt |
| 5 | PRU_EVTOUT2 | PRUSS Interrupt |
| 6 | PRU_EVTOUT3 | PRUSS Interrupt |
| 7 | PRU_EVTOUT4 | PRUSS Interrupt |
| 8 | PRU_EVTOUT5 | PRUSS Interrupt |
| 9 | PRU_EVTOUT6 | PRUSS Interrupt |
| 10 | PRU_EVTOUT7 | PRUSS Interrupt |
| 11 | EDMA3_CC0_CCINT | EDMA Channel Controller Region 0 |
| 12 | EDMA3_CC0_CCERRINT | EDMA Channel Controller |
| 13 | EDMA3_TC0_TCERRINT | EDMA Transfer Controller 0 |
| 14 | EMIFA_INT | EMIFA |
| 15 | IIC0_INT | I2C0 |
| 16 | MMCS0_INT0 | MMCS0 |
| 17 | MMCS0_INT1 | MMCS0 |
| 18 | PSC0_ALLINT | PSC0 |
| 19 | RTC_IRQS[1:0] | RTC |
| 20 | SPI0_INT | SPI0 |
| 21 | T64P0_TINT12 | Timer64P0 Interrupt 12 |
| 22 | T64P0_TINT34 | Timer64P0 Interrupt 34 |
| 23 | T64P1_TINT12 | Timer64P1 Interrupt 12 |
| 24 | T64P1_TINT34 | Timer64P1 Interrupt 34 |
| 25 | UART0_INT | UART0 |
| 26 | - | Reserved |
| 27 | PROTERR | SYSCFG Protection Shared Interrupt |
| 28 | SYSCFG_CHIPINT0 | SYSCFG CHIPSIG Register |
| 29 | SYSCFG_CHIPINT1 | SYSCFG CHIPSIG Register |
| 30 | SYSCFG_CHIPINT2 | SYSCFG CHIPSIG Register |
| 31 | SYSCFG_CHIPINT3 | SYSCFG CHIPSIG Register |
| 32 | EDMA3_TC1_TCERRINT | EDMA Transfer Controller 1 |
| 33 | EMAC_C0RXTHRESH | EMAC - Core 0 Receive Threshold Interrupt |
| 34 | EMAC_C0RX | EMAC - Core 0 Receive Interrupt |
| 35 | EMAC_C0TX | EMAC - Core 0 Transmit Interrupt |
| 36 | EMAC_C0MISC | EMAC - Core 0 Miscellaneous Interrupt |
| 37 | EMAC_C1RXTHRESH | EMAC - Core 1 Receive Threshold Interrupt |
| 38 | EMAC_C1RX | EMAC - Core 1 Receive Interrupt |

Table 5-7. AINTC System Interrupt Assignments (continued)

| SYSTEM INTERRUPT | INTERRUPT NAME | SOURCE |
|------------------|----------------|--|
| 39 | EMAC_C1TX | EMAC - Core 1 Transmit Interrupt |
| 40 | EMAC_C1MISC | EMAC - Core 1 Miscellaneous Interrupt |
| 41 | EMIF_MEMERR | EMIFB |
| 42 | GPIO_B0INT | GPIO Bank 0 Interrupt |
| 43 | GPIO_B1INT | GPIO Bank 1 Interrupt |
| 44 | GPIO_B2INT | GPIO Bank 2 Interrupt |
| 45 | GPIO_B3INT | GPIO Bank 3 Interrupt |
| 46 | GPIO_B4INT | GPIO Bank 4 Interrupt |
| 47 | GPIO_B5INT | GPIO Bank 5 Interrupt |
| 48 | GPIO_B6INT | GPIO Bank 6 Interrupt |
| 49 | GPIO_B7INT | GPIO Bank 7 Interrupt |
| 50 | - | Reserved |
| 51 | IIC1_INT | I2C1 |
| 52 | LCDC_INT | LCD Controller |
| 53 | UART_INT1 | UART1 |
| 54 | MCASP_INT | McASP0, 1, 2 Combined RX / TX Interrupts |
| 55 | PSC1_ALLINT | PSC1 |
| 56 | SPI1_INT | SPI1 |
| 57 | UHPI_ARMINT | HPI ARM Interrupt |
| 58 | USB0_INT | USB0 Interrupt |
| 59 | USB1_HCINT | USB1 OHCI Host Controller Interrupt |
| 60 | USB1_RWAKEUP | USB1 Remote Wakeup Interrupt |
| 61 | UART2_INT | UART2 |
| 62 | - | Reserved |
| 63 | EHRPWM0 | HiResTimer / PWM0 Interrupt |
| 64 | EHRPWM0TZ | HiResTimer / PWM0 Trip Zone Interrupt |
| 65 | EHRPWM1 | HiResTimer / PWM1 Interrupt |
| 66 | EHRPWM1TZ | HiResTimer / PWM1 Trip Zone Interrupt |
| 67 | EHRPWM2 | HiResTimer / PWM2 Interrupt |
| 68 | EHRPWM2TZ | HiResTimer / PWM2 Trip Zone Interrupt |
| 69 | ECAP0 | ECAP0 |
| 70 | ECAP1 | ECAP1 |
| 71 | ECAP2 | ECAP2 |
| 72 | EQEP0 | EQEP0 |
| 73 | EQEP1 | EQEP1 |
| 74 | T64P0_CMPINT0 | Timer64P0 - Compare 0 |
| 75 | T64P0_CMPINT1 | Timer64P0 - Compare 1 |
| 76 | T64P0_CMPINT2 | Timer64P0 - Compare 2 |
| 77 | T64P0_CMPINT3 | Timer64P0 - Compare 3 |
| 78 | T64P0_CMPINT4 | Timer64P0 - Compare 4 |
| 79 | T64P0_CMPINT5 | Timer64P0 - Compare 5 |
| 80 | T64P0_CMPINT6 | Timer64P0 - Compare 6 |
| 81 | T64P0_CMPINT7 | Timer64P0 - Compare 7 |
| 82 | T64P1_CMPINT0 | Timer64P1 - Compare 0 |
| 83 | T64P1_CMPINT1 | Timer64P1 - Compare 1 |
| 84 | T64P1_CMPINT2 | Timer64P1 - Compare 2 |
| 85 | T64P1_CMPINT3 | Timer64P1 - Compare 3 |

Table 5-7. AINTC System Interrupt Assignments (continued)

| SYSTEM INTERRUPT | INTERRUPT NAME | SOURCE |
|------------------|----------------|-----------------------|
| 86 | T64P1_CMPINT4 | Timer64P1 - Compare 4 |
| 87 | T64P1_CMPINT5 | Timer64P1 - Compare 5 |
| 88 | T64P1_CMPINT6 | Timer64P1 - Compare 6 |
| 89 | T64P1_CMPINT7 | Timer64P1 - Compare 7 |
| 90 | ARMCLKSTOPREQ | PSC0 |
| 91 - 100 | - | Reserved |

ADVANCE INFORMATION

5.8.1.5 AINTC Memory Map
Table 5-8. AINTC Memory Map

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|-----------------------------|---------------------|---|
| 0xFFFFE E000 | REV | Revision Register |
| 0xFFFFE E004 | CR | Control Register |
| 0xFFFFE E008 - 0xFFFFE E00F | - | Reserved |
| 0xFFFFE E010 | GER | Global Enable Register |
| 0xFFFFE E014 - 0xFFFFE E01B | - | Reserved |
| 0xFFFFE E01C | GNLR | Global Nesting Level Register |
| 0xFFFFE E020 | SISR | System Interrupt Status Indexed Set Register |
| 0xFFFFE E024 | SICR | System Interrupt Status Indexed Clear Register |
| 0xFFFFE E028 | EISR | System Interrupt Enable Indexed Set Register |
| 0xFFFFE E02C | EICR | System Interrupt Enable Indexed Clear Register |
| 0xFFFFE E030 | - | Reserved |
| 0xFFFFE E034 | HIEISR | Host Interrupt Enable Indexed Set Register |
| 0xFFFFE E038 | HIDISR | Host Interrupt Enable Indexed Clear Register |
| 0xFFFFE E03C - 0xFFFFE E04F | - | Reserved |
| 0xFFFFE E050 | VBR | Vector Base Register |
| 0xFFFFE E054 | VSR | Vector Size Register |
| 0xFFFFE E058 | VNR | Vector Null Register |
| 0xFFFFE E05C - 0xFFFFE E07F | - | Reserved |
| 0xFFFFE E080 | GPIR | Global Prioritized Index Register |
| 0xFFFFE E084 | GPVR | Global Prioritized Vector Register |
| 0xFFFFE E088 - 0xFFFFE E1FF | - | Reserved |
| 0xFFFFE E200 - 0xFFFFE E20B | SRSR[0] - SRSR[3] | System Interrupt Status Raw / Set Registers |
| 0xFFFFE E20C - 0xFFFFE E27F | - | Reserved |
| 0xFFFFE E280 - 0xFFFFE E28B | SECR[0] - SECR[3] | System Interrupt Status Enabled / Clear Registers |
| 0xFFFFE E28C - 0xFFFFE E2FF | - | Reserved |
| 0xFFFFE E300 - 0xFFFFE E30C | ESR[0] - ESR[3] | System Interrupt Enable Set Registers |
| 0xFFFFE E30C - 0xFFFFE E37F | - | Reserved |
| 0xFFFFE E380 - 0xFFFFE E38B | ECR[0] - ECR[3] | System Interrupt Enable Clear Registers |
| 0xFFFFE E38C - 0xFFFFE E3FF | - | Reserved |
| 0xFFFFE E400 - 0xFFFFE E458 | CMR[0] - CMR[22] | Channel Map Registers (Byte Wide Registers) |
| 0xFFFFE E459 - 0xFFFFE E7FF | - | Reserved |
| 0xFFFFE E800 - 0xFFFFE E81F | - | Reserved |
| 0xFFFFE E820 - 0xFFFFE E8FF | - | Reserved |
| 0xFFFFE E900 - 0xFFFFE E904 | HIPIR[0] - HIPIR[1] | Host Interrupt Prioritized Index Registers |
| 0xFFFFE E908 - 0xFFFFE EEFF | - | Reserved |
| 0xFFFFE EF00 - 0xFFFFE EF04 | DSR[0] - DSR[1] | Debug Select Registers |
| 0xFFFFE EF08 - 0xFFFFE F0FF | - | Reserved |
| 0xFFFFE F100 - 0xFFFFE F104 | HINLR[0] - HINLR[1] | Host Interrupt Nesting Level Registers |
| 0xFFFFE F108 - 0xFFFFE F4FF | - | Reserved |
| 0xFFFFE F500 | HIER[0] | Host Interrupt Enable Register |
| 0xFFFFE F504 - 0xFFFFE F5FF | - | Reserved |
| 0xFFFFE F600 | HIPVR[0] - HIPVR[1] | Host Interrupt Prioritized Vector Registers |
| 0xFFFFE F608 - 0xFFFFE FFFF | - | Reserved |

5.8.2 DSP Interrupts

The C674x DSP interrupt controller combines device events into 12 prioritized interrupts. The source for each of the 12 CPU interrupts is user programmable and is listed in [Table 5-9](#). Also, the interrupt controller controls the generation of the CPU exception, NMI, and emulation interrupts. [Table 5-10](#) summarizes the C674x interrupt controller registers and memory locations.

Table 5-9. OMAP-L137 DSP Interrupts

| EVT# | INTERRUPT NAME | SOURCE |
|------|-----------------|---|
| 0 | EVT0 | C674x Int Ctl 0 |
| 1 | EVT1 | C674x Int Ctl 1 |
| 2 | EVT2 | C674x Int Ctl 2 |
| 3 | EVT3 | C674x Int Ctl 3 |
| 4 | T64P0_TINT12 | Timer64P0 - TINT12 |
| 5 | SYSCFG_CHIPINT2 | SYSCFG_CHIPSIG Register |
| 6 | PRU_EVTOUT0 | PRU Interrupt |
| 7 | EHRPWM0 | HiResTimer/PWM0 Interrupt |
| 8 | EDMA3_CC0_INT1 | EDMA3 Channel Controller 0 Region 1 interrupt |
| 9 | EMU-DTDMA | C674x-ECM |
| 10 | EHRPWM0TZ | HiResTimer/PWM0 Trip Zone Interrupt |
| 11 | EMU-RTDXRX | C674x-RTDX |
| 12 | EMU-RTDXTX | C674x-RTDX |
| 13 | IDMAINT0 | C674x-EMC |
| 14 | IDMAINT1 | C674x-EMC |
| 15 | MMCSD_INT0 | MMCSD MMC/SD Interrupt |
| 16 | MMCSD_INT1 | MMCSD SDIO Interrupt |
| 17 | PRU_EVTOUT1 | PRU Interrupt |
| 18 | EHRPWM1 | HiResTimer/PWM1 Interrupt |
| 19 | USB0_INT | USB0 Interrupt |
| 20 | USB1_HCINT | USB1 OHCI Host Controller Interrupt |
| 21 | USB1_RWAKEUP | USB1 Remote Wakeup Interrupt |
| 22 | PRU_EVTOUT2 | PRU Interrupt |
| 23 | EHRPWM1TZ | HiResTimer/PWM1 Trip Zone Interrupt |
| 24 | EHRPWM2 | HiResTimer/PWM2 Interrupt |
| 25 | EHRPWM2TZ | HiResTimer/PWM2 Trip Zone Interrupt |
| 26 | EMAC_C0RXTHRESH | EMAC - Core 0 Receive Threshold Interrupt |
| 27 | EMAC_C0RX | EMAC - Core 0 Receive Interrupt |
| 28 | EMAC_C0TX | EMAC - Core 0 Transmit Interrupt |
| 29 | EMAC_C0MISC | EMAC - Core 0 Miscellaneous Interrupt |
| 30 | EMAC_C1RXTHRESH | EMAC - Core 1 Receive Threshold Interrupt |
| 31 | EMAC_C1RX | EMAC - Core 1 Receive Interrupt |
| 32 | EMAC_C1TX | EMAC - Core 1 Transmit Interrupt |
| 33 | EMAC_C1MISC | EMAC - Core 1 Miscellaneous Interrupt |
| 34 | UHPI_DSPINT | UHPI DSP Interrupt |
| 35 | PRU_EVTOUT3 | PRU Interrupt |
| 36 | IIC0_INT | I2C0 |
| 37 | SPO_INT | SPI0 |
| 38 | UART0_INT | UART0 |
| 39 | PRU_EVTOUT5 | PRU Interrupt |
| 40 | T64P1_TINT12 | Timer64P1 Interrupt 12 |

Table 5-9. OMAP-L137 DSP Interrupts (continued)

| EVT# | INTERRUPT NAME | SOURCE |
|---------|------------------|--------------------------------------|
| 41 | GPIO_B1INT | GPIO Bank 1 Interrupt |
| 42 | IIC1_INT | I2C1 |
| 43 | SPI1_INT | SPI1 |
| 44 | PRU_EVTOUT6 | PRU Interrupt |
| 45 | ECAP0 | ECAP0 |
| 46 | UART_INT1 | UART1 |
| 47 | ECAP1 | ECAP1 |
| 48 | T64P1_TINT34 | Timer64P1 Interrupt 34 |
| 49 | GPIO_B2INT | GPIO Bank 2 Interrupt |
| 50 | PRU_EVTOUT7 | PRU Interrupt |
| 51 | ECAP2 | ECAP2 |
| 52 | GPIO_B3INT | GPIO Bank 3 Interrupt |
| 53 | EQEP1 | EQEP1 |
| 54 | GPIO_B4INT | GPIO Bank 4 Interrupt |
| 55 | EMIFA_INT | EMIFA |
| 56 | EDMA3_CC0_ERRINT | EDMA3 Channel Controller 0 |
| 57 | EDMA3_TC0_ERRINT | EDMA3 Transfer Controller 0 |
| 58 | EDMA3_TC1_ERRINT | EDMA3 Transfer Controller 1 |
| 59 | GPIO_B5INT | GPIO Bank 5 Interrupt |
| 60 | EMIFB_INT | EMIFB Memory Error Interrupt |
| 61 | MCASP_INT | McASP0,1,2 Combined RX/TX Interrupts |
| 62 | GPIO_B6INT | GPIO Bank 6 Interrupt |
| 63 | RTC_IRQS | RTC Combined |
| 64 | T64P0_TINT34 | Timer64P0 Interrupt 34 |
| 65 | GPIO_B0INT | GPIO Bank 0 Interrupt |
| 66 | PRU_EVTOUT4 | PRU Interrupt |
| 67 | SYSCFG_CHIPINT3 | SYSCFG_CHIPSIG Register |
| 68 | EQEP0 | EQEP0 |
| 69 | UART2_INT | UART2 |
| 70 | PSC0_ALLINT | PSC0 |
| 71 | PSC1_ALLINT | PSC1 |
| 72 | GPIO_B7INT | GPIO Bank 7 Interrupt |
| 73 | LCDC_INT | LCD Controller |
| 74 | PROTERR | SYSCFG Protection Shared Interrupt |
| 75 - 77 | - | Reserved |
| 78 | T64P0_CMPINT0 | Timer64P0 - Compare 0 |
| 79 | T64P0_CMPINT1 | Timer64P0 - Compare 1 |
| 80 | T64P0_CMPINT2 | Timer64P0 - Compare 2 |
| 81 | T64P0_CMPINT3 | Timer64P0 - Compare 3 |
| 82 | T64P0_CMPINT4 | Timer64P0 - Compare 4 |
| 83 | T64P0_CMPINT5 | Timer64P0 - Compare 5 |
| 84 | T64P0_CMPINT6 | Timer64P0 - Compare 6 |
| 85 | T64P0_CMPINT7 | Timer64P0 - Compare 7 |
| 86 | T64P1_CMPINT0 | Timer64P1 - Compare 0 |
| 87 | T64P1_CMPINT1 | Timer64P1 - Compare 1 |
| 88 | T64P1_CMPINT2 | Timer64P1 - Compare 2 |
| 89 | T64P1_CMPINT3 | Timer64P1 - Compare 3 |

Table 5-9. OMAP-L137 DSP Interrupts (continued)

| EVT# | INTERRUPT NAME | SOURCE |
|-----------|----------------|-----------------------|
| 90 | T64P1_CMPINT4 | Timer64P1 - Compare 4 |
| 91 | T64P1_CMPINT5 | Timer64P1 - Compare 5 |
| 92 | T64P1_CMPINT6 | Timer64P1 - Compare 6 |
| 93 | T64P1_CMPINT7 | Timer64P1 - Compare 7 |
| 94 - 95 | - | Reserved |
| 96 | INTERR | C674x-Int Ctl |
| 97 | EMC_IDMAERR | C674x-EMC |
| 98 - 112 | - | Reserved |
| 113 | PMC_ED | C674x-PMC |
| 114 - 115 | - | Reserved |
| 116 | UMC_ED1 | C674x-UMC |
| 117 | UMC_ED2 | C674x-UMC |
| 118 | PDC_INT | C674x-PDC |
| 119 | SYS_CMPA | C674x-SYS |
| 120 | PMC_CMPA | C674x-PMC |
| 121 | PMC_CMPA | C674x-PMC |
| 122 | DMC_CMPA | C674x-DMC |
| 123 | DMC_CMPA | C674x-DMC |
| 124 | UMC_CMPA | C674x-UMC |
| 125 | UMC_CMPA | C674x-UMC |
| 126 | EMC_CMPA | C674x-EMC |
| 127 | EMC_BUSERR | C674x-EMC |

Table 5-10. C674x DSP Interrupt Controller Registers

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|-----------|----------------------------------|
| 0x0180 0000 | EVTFLAG0 | Event flag register 0 |
| 0x0180 0004 | EVTFLAG1 | Event flag register 1 |
| 0x0180 0008 | EVTFLAG2 | Event flag register 2 |
| 0x0180 000C | EVTFLAG3 | Event flag register 3 |
| 0x0180 0020 | EVTSET0 | Event set register 0 |
| 0x0180 0024 | EVTSET1 | Event set register 1 |
| 0x0180 0028 | EVTSET2 | Event set register 2 |
| 0x0180 002C | EVTSET3 | Event set register 3 |
| 0x0180 0040 | EVTCLR0 | Event clear register 0 |
| 0x0180 0044 | EVTCLR1 | Event clear register 1 |
| 0x0180 0048 | EVTCLR2 | Event clear register 2 |
| 0x0180 004C | EVTCLR3 | Event clear register 3 |
| 0x0180 0080 | EVTMASK0 | Event mask register 0 |
| 0x0180 0084 | EVTMASK1 | Event mask register 1 |
| 0x0180 0088 | EVTMASK2 | Event mask register 2 |
| 0x0180 008C | EVTMASK3 | Event mask register 3 |
| 0x0180 00A0 | MEVTFLAG0 | Masked event flag register 0 |
| 0x0180 00A4 | MEVTFLAG1 | Masked event flag register 1 |
| 0x0180 00A8 | MEVTFLAG2 | Masked event flag register 2 |
| 0x0180 00AC | MEVTFLAG3 | Masked event flag register 3 |
| 0x0180 00C0 | EXPMASK0 | Exception mask register 0 |
| 0x0180 00C4 | EXPMASK1 | Exception mask register 1 |
| 0x0180 00C8 | EXPMASK2 | Exception mask register 2 |
| 0x0180 00CC | EXPMASK3 | Exception mask register 3 |
| 0x0180 00E0 | MEXPFLAG0 | Masked exception flag register 0 |
| 0x0180 00E4 | MEXPFLAG1 | Masked exception flag register 1 |
| 0x0180 00E8 | MEXPFLAG2 | Masked exception flag register 2 |
| 0x0180 00EC | MEXPFLAG3 | Masked exception flag register 3 |
| 0x0180 0104 | INTMUX1 | Interrupt mux register 1 |
| 0x0180 0108 | INTMUX2 | Interrupt mux register 2 |
| 0x0180 010C | INTMUX3 | Interrupt mux register 3 |
| 0x0180 0140 - 0x0180 0144 | - | Reserved |
| 0x0180 0180 | INTXSTAT | Interrupt exception status |
| 0x0180 0184 | INTXCLR | Interrupt exception clear |
| 0x0180 0188 | INTDMASK | Dropped interrupt mask register |
| 0x0180 01C0 | EVTASRT | Event assert register |

ADVANCE INFORMATION

5.8.3 ARM/DSP Communications Interrupts

Communications Interrupts between the ARM and DSP are part of the SYSCFG module on the OMAP-L13x family of devices.

5.9 General-Purpose Input/Output (GPIO)

The GPIO peripheral provides general-purpose pins that can be configured as either inputs or outputs. When configured as an output, a write to an internal register can control the state driven on the output pin. When configured as an input, the state of the input is detectable by reading the state of an internal register. In addition, the GPIO peripheral can produce CPU interrupts and EDMA events in different interrupt/event generation modes. The GPIO peripheral provides generic connections to external devices. The GPIO pins are grouped into banks of 16 pins per bank (i.e., bank 0 consists of GPIO [0:15]).

The OMAP-L137 GPIO peripheral supports the following:

- Up to 128 Pins on ZKB package configurable as GPIO
- External Interrupt and DMA request Capability
 - Every GPIO pin may be configured to generate an interrupt request on detection of rising and/or falling edges on the pin.
 - The interrupt requests within each bank are combined (logical or) to create eight unique bank level interrupt requests.
 - The bank level interrupt service routine may poll the INTSTATx register for its bank to determine which pin(s) have triggered the interrupt.
 - GPIO Banks 0, 1, 2, 3, 4, 5, 6, and 7 Interrupts assigned to ARM INTC Interrupt Requests 42, 43, 44, 45, 46, 47, 48, and 49 respectively
 - GPIO Banks 0, 1, 2, 3, 4, 5, 6, and 7 Interrupts assigned to DSP Events 65, 41, 49, 52, 54, 59, 62 and 72 respectively
 - Additionally, GPIO Banks 0, 1, 2, 3, 4, and 5 Interrupts assigned to EDMA events 6, 7, 22, 23, 28, and 29 respectively.
- Set/clear functionality: Firmware writes 1 to corresponding bit position(s) to set or to clear GPIO signal(s). This allows multiple firmware processes to toggle GPIO output signals without critical section protection (disable interrupts, program GPIO, re-enable interrupts, to prevent context switching to another process during GPIO programming).
- Separate Input/Output registers
- Output register in addition to set/clear so that, if preferred by firmware, some GPIO output signals can be toggled by direct write to the output register(s).
- Output register, when read, reflects output drive status. This, in addition to the input register reflecting pin status and open-drain I/O cell, allows wired logic be implemented.

The memory map for the GPIO registers is shown in [Table 5-11](#). See the *OMAP-L137 Applications Processor DSP Peripherals Overview Reference Guide*. ([SPRUGA6](#)) for more details.

5.9.1 GPIO Register Description(s)

Table 5-11. GPIO Registers

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|----------------|---|
| 0x01E2 6000 | REV | Peripheral Revision Register |
| 0x01E2 6004 | - | Reserved |
| 0x01E2 6008 | BINTEN | GPIO Interrupt Per-Bank Enable Register |
| GPIO BANKS 0 AND 1 | | |
| 0x01E2 6010 | DIR01 | GPIO Banks 0 and 1 Direction Register |
| 0x01E2 6014 | OUT_DATA01 | GPIO Banks 0 and 1 Output Data Register |
| 0x01E2 6018 | SET_DATA01 | GPIO Banks 0 and 1 Set Data Register |
| 0x01E2 601C | CLR_DATA01 | GPIO Banks 0 and 1 Clear Data Register |
| 0x01E2 6020 | IN_DATA01 | GPIO Banks 0 and 1 Input Data Register |
| 0x01E2 6024 | SET_RIS_TRIG01 | GPIO Banks 0 and 1 Set Rising Edge Interrupt Register |
| 0x01E2 6028 | CLR_RIS_TRIG01 | GPIO Banks 0 and 1 Clear Rising Edge Interrupt Register |

Table 5-11. GPIO Registers (continued)

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|----------------|--|
| 0x01E2 602C | SET_FAL_TRIG01 | GPIO Banks 0 and 1 Set Falling Edge Interrupt Register |
| 0x01E2 6030 | CLR_FAL_TRIG01 | GPIO Banks 0 and 1 Clear Falling Edge Interrupt Register |
| 0x01E2 6034 | INTSTAT01 | GPIO Banks 0 and 1 Interrupt Status Register |
| GPIO BANKS 2 AND 3 | | |
| 0x01E2 6038 | DIR23 | GPIO Banks 2 and 3 Direction Register |
| 0x01E2 603C | OUT_DATA23 | GPIO Banks 2 and 3 Output Data Register |
| 0x01E2 6040 | SET_DATA23 | GPIO Banks 2 and 3 Set Data Register |
| 0x01E2 6044 | CLR_DATA23 | GPIO Banks 2 and 3 Clear Data Register |
| 0x01E2 6048 | IN_DATA23 | GPIO Banks 2 and 3 Input Data Register |
| 0x01E2 604C | SET_RIS_TRIG23 | GPIO Banks 2 and 3 Set Rising Edge Interrupt Register |
| 0x01E2 6050 | CLR_RIS_TRIG23 | GPIO Banks 2 and 3 Clear Rising Edge Interrupt Register |
| 0x01E2 6054 | SET_FAL_TRIG23 | GPIO Banks 2 and 3 Set Falling Edge Interrupt Register |
| 0x01E2 6058 | CLR_FAL_TRIG23 | GPIO Banks 2 and 3 Clear Falling Edge Interrupt Register |
| 0x01E2 605C | INTSTAT23 | GPIO Banks 2 and 3 Interrupt Status Register |
| GPIO BANKS 4 AND 5 | | |
| 0x01E2 6060 | DIR45 | GPIO Banks 4 and 5 Direction Register |
| 0x01E2 6064 | OUT_DATA45 | GPIO Banks 4 and 5 Output Data Register |
| 0x01E2 6068 | SET_DATA45 | GPIO Banks 4 and 5 Set Data Register |
| 0x01E2 606C | CLR_DATA45 | GPIO Banks 4 and 5 Clear Data Register |
| 0x01E2 6070 | IN_DATA45 | GPIO Banks 4 and 5 Input Data Register |
| 0x01E2 6074 | SET_RIS_TRIG45 | GPIO Banks 4 and 5 Set Rising Edge Interrupt Register |
| 0x01E2 6078 | CLR_RIS_TRIG45 | GPIO Banks 4 and 5 Clear Rising Edge Interrupt Register |
| 0x01E2 607C | SET_FAL_TRIG45 | GPIO Banks 4 and 5 Set Falling Edge Interrupt Register |
| 0x01E2 6080 | CLR_FAL_TRIG45 | GPIO Banks 4 and 5 Clear Falling Edge Interrupt Register |
| 0x01E2 6084 | INTSTAT45 | GPIO Banks 4 and 5 Interrupt Status Register |
| GPIO BANKS 6 AND 7 | | |
| 0x01E2 6088 | DIR67 | GPIO Banks 6 and 7 Direction Register |
| 0x01E2 608C | OUT_DATA67 | GPIO Banks 6 and 7 Output Data Register |
| 0x01E2 6090 | SET_DATA67 | GPIO Banks 6 and 7 Set Data Register |
| 0x01E2 6094 | CLR_DATA67 | GPIO Banks 6 and 7 Clear Data Register |
| 0x01E2 6098 | IN_DATA67 | GPIO Banks 6 and 7 Input Data Register |
| 0x01E2 609C | SET_RIS_TRIG67 | GPIO Banks 6 and 7 Set Rising Edge Interrupt Register |
| 0x01E2 60A0 | CLR_RIS_TRIG67 | GPIO Banks 6 and 7 Clear Rising Edge Interrupt Register |
| 0x01E2 60A4 | SET_FAL_TRIG67 | GPIO Banks 6 and 7 Set Falling Edge Interrupt Register |
| 0x01E2 60A8 | CLR_FAL_TRIG67 | GPIO Banks 6 and 7 Clear Falling Edge Interrupt Register |
| 0x01E2 60AC | INTSTAT67 | GPIO Banks 6 and 7 Interrupt Status Register |

5.9.2 GPIO Peripheral Input/Output Electrical Data/Timing

Table 5-12. Timing Requirements for GPIO Inputs⁽¹⁾ (see Figure 5-10)

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|--|----------------|-----|------|
| 1 | $t_{w(GPIH)}$ Pulse duration, $GPn[m]$ as input high | $2C^{(1) (2)}$ | | ns |
| 2 | $t_{w(GPIL)}$ Pulse duration, $GPn[m]$ as input low | $2C^{(1) (2)}$ | | ns |

- (1) The pulse width given is sufficient to generate a CPU interrupt or an EDMA event. However, if a user wants to have OMAP-L137 recognize the GPIx changes through software polling of the GPIO register, the GPIx duration must be extended to allow OMAP-L137 enough time to access the GPIO register through the internal bus.
- (2) C=SYSCLK4 period in ns.

Table 5-13. Switching Characteristics Over Recommended Operating Conditions for GPIO Outputs (see Figure 5-10)

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|---|----------------|-----|------|
| 3 | $t_{w(GPOH)}$ Pulse duration, $GPn[m]$ as output high | $2C^{(1) (2)}$ | | ns |
| 4 | $t_{w(GPOL)}$ Pulse duration, $GPn[m]$ as output low | $2C^{(1) (2)}$ | | ns |

- (1) This parameter value should not be used as a maximum performance specification. Actual performance of back-to-back accesses of the GPIO is dependent upon internal bus activity.
- (2) C=SYSCLK4 period in ns.




Figure 5-10. GPIO Port Timing

5.9.3 GPIO Peripheral External Interrupts Electrical Data/Timing

Table 5-14. Timing Requirements for External Interrupts⁽¹⁾ (see Figure 5-11)

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|---|----------------|-----|------|
| 1 | $t_{w(ILOW)}$ Width of the external interrupt pulse low | $2C^{(1) (2)}$ | | ns |
| 2 | $t_{w(IHIGH)}$ Width of the external interrupt pulse high | $2C^{(1) (2)}$ | | ns |

- (1) The pulse width given is sufficient to generate an interrupt or an EDMA event. However, if a user wants to have OMAP-L137 recognize the GPIO changes through software polling of the GPIO register, the GPIO duration must be extended to allow OMAP-L137 enough time to access the GPIO register through the internal bus.
- (2) C=SYSCLK4 period in ns.




Figure 5-11. GPIO External Interrupt Timing

ADVANCE INFORMATION

5.10 EDMA

Table 5-15 is the list of EDMA3 Channel Controller Registers and Table 5-16 is the list of EDMA3 Transfer Controller registers.

Table 5-15. EDMA3 Channel Controller (EDMA3CC) Registers

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------------|------------|---|
| 0x01C0 0000 | PID | Peripheral Identification Register |
| 0x01C0 0004 | CCCFG | EDMA3CC Configuration Register |
| GLOBAL REGISTERS | | |
| 0x01C0 0200 | QCHMAP0 | QDMA Channel 0 Mapping Register |
| 0x01C0 0204 | QCHMAP1 | QDMA Channel 1 Mapping Register |
| 0x01C0 0208 | QCHMAP2 | QDMA Channel 2 Mapping Register |
| 0x01C0 020C | QCHMAP3 | QDMA Channel 3 Mapping Register |
| 0x01C0 0210 | QCHMAP4 | QDMA Channel 4 Mapping Register |
| 0x01C0 0214 | QCHMAP5 | QDMA Channel 5 Mapping Register |
| 0x01C0 0218 | QCHMAP6 | QDMA Channel 6 Mapping Register |
| 0x01C0 021C | QCHMAP7 | QDMA Channel 7 Mapping Register |
| 0x01C0 0240 | DMAQNUM0 | DMA Channel Queue Number Register 0 |
| 0x01C0 0244 | DMAQNUM1 | DMA Channel Queue Number Register 1 |
| 0x01C0 0248 | DMAQNUM2 | DMA Channel Queue Number Register 2 |
| 0x01C0 024C | DMAQNUM3 | DMA Channel Queue Number Register 3 |
| 0x01C0 0260 | QDMAQNUM | QDMA Channel Queue Number Register |
| 0x01C0 0284 | QUEPRI | Queue Priority Register ⁽¹⁾ |
| 0x01C0 0300 | EMR | Event Missed Register |
| 0x01C0 0308 | EMCR | Event Missed Clear Register |
| 0x01C0 0310 | QEMR | QDMA Event Missed Register |
| 0x01C0 0314 | QEMCR | QDMA Event Missed Clear Register |
| 0x01C0 0318 | CCERR | EDMA3CC Error Register |
| 0x01C0 031C | CCERRCLR | EDMA3CC Error Clear Register |
| 0x01C0 0320 | EEVAL | Error Evaluate Register |
| 0x01C0 0340 | DRAE0 | DMA Region Access Enable Register for Region 0 |
| 0x01C0 0348 | DRAE1 | DMA Region Access Enable Register for Region 1 |
| 0x01C0 0350 | DRAE2 | DMA Region Access Enable Register for Region 2 |
| 0x01C0 0358 | DRAE3 | DMA Region Access Enable Register for Region 3 |
| 0x01C0 0380 | QRAE0 | QDMA Region Access Enable Register for Region 0 |
| 0x01C0 0384 | QRAE1 | QDMA Region Access Enable Register for Region 1 |
| 0x01C0 0388 | QRAE2 | QDMA Region Access Enable Register for Region 2 |
| 0x01C0 038C | QRAE3 | QDMA Region Access Enable Register for Region 3 |
| 0x01C0 0400 - 0x01C0 043C | Q0E0-Q0E15 | Event Queue Entry Registers Q0E0-Q0E15 |
| 0x01C0 0440 - 0x01C0 047C | Q1E0-Q1E15 | Event Queue Entry Registers Q1E0-Q1E15 |
| 0x01C0 0600 | QSTAT0 | Queue 0 Status Register |
| 0x01C0 0604 | QSTAT1 | Queue 1 Status Register |
| 0x01C0 0620 | QWMTHRA | Queue Watermark Threshold A Register |
| 0x01C0 0640 | CCSTAT | EDMA3CC Status Register |
| GLOBAL CHANNEL REGISTERS | | |
| 0x01C0 1000 | ER | Event Register |
| 0x01C0 1008 | ECR | Event Clear Register |

(1) On previous architectures, the EDMA3TC priority was controlled by the queue priority register (QUEPRI) in the EDMA3CC memory-map. However for this device, the priority control for the transfer controllers is controlled by the chip-level registers in the System Configuration Module. You should use the chip-level registers and not QUEPRI to configure the TC priority.

Table 5-15. EDMA3 Channel Controller (EDMA3CC) Registers (continued)

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|--|---------|-------------------------------------|
| 0x01C0 1010 | ESR | Event Set Register |
| 0x01C0 1018 | CER | Chained Event Register |
| 0x01C0 1020 | EER | Event Enable Register |
| 0x01C0 1028 | EECR | Event Enable Clear Register |
| 0x01C0 1030 | EESR | Event Enable Set Register |
| 0x01C0 1038 | SER | Secondary Event Register |
| 0x01C0 1040 | SECR | Secondary Event Clear Register |
| 0x01C0 1050 | IER | Interrupt Enable Register |
| 0x01C0 1058 | IECR | Interrupt Enable Clear Register |
| 0x01C0 1060 | IESR | Interrupt Enable Set Register |
| 0x01C0 1068 | IPR | Interrupt Pending Register |
| 0x01C0 1070 | ICR | Interrupt Clear Register |
| 0x01C0 1078 | IEVAL | Interrupt Evaluate Register |
| 0x01C0 1080 | QER | QDMA Event Register |
| 0x01C0 1084 | QEER | QDMA Event Enable Register |
| 0x01C0 1088 | QEECR | QDMA Event Enable Clear Register |
| 0x01C0 108C | QEESR | QDMA Event Enable Set Register |
| 0x01C0 1090 | QSER | QDMA Secondary Event Register |
| 0x01C0 1094 | QSECR | QDMA Secondary Event Clear Register |
| SHADOW REGION 0 CHANNEL REGISTERS | | |
| 0x01C0 2000 | ER | Event Register |
| 0x01C0 2008 | ECR | Event Clear Register |
| 0x01C0 2010 | ESR | Event Set Register |
| 0x01C0 2018 | CER | Chained Event Register |
| 0x01C0 2020 | EER | Event Enable Register |
| 0x01C0 2028 | EECR | Event Enable Clear Register |
| 0x01C0 2030 | EESR | Event Enable Set Register |
| 0x01C0 2038 | SER | Secondary Event Register |
| 0x01C0 2040 | SECR | Secondary Event Clear Register |
| 0x01C0 2050 | IER | Interrupt Enable Register |
| 0x01C0 2058 | IECR | Interrupt Enable Clear Register |
| 0x01C0 2060 | IESR | Interrupt Enable Set Register |
| 0x01C0 2068 | IPR | Interrupt Pending Register |
| 0x01C0 2070 | ICR | Interrupt Clear Register |
| 0x01C0 2078 | IEVAL | Interrupt Evaluate Register |
| 0x01C0 2080 | QER | QDMA Event Register |
| 0x01C0 2084 | QEER | QDMA Event Enable Register |
| 0x01C0 2088 | QEECR | QDMA Event Enable Clear Register |
| 0x01C0 208C | QEESR | QDMA Event Enable Set Register |
| 0x01C0 2090 | QSER | QDMA Secondary Event Register |
| 0x01C0 2094 | QSECR | QDMA Secondary Event Clear Register |
| SHADOW REGION 1 CHANNEL REGISTERS | | |
| 0x01C0 2200 | ER | Event Register |
| 0x01C0 2208 | ECR | Event Clear Register |
| 0x01C0 2210 | ESR | Event Set Register |
| 0x01C0 2218 | CER | Chained Event Register |
| 0x01C0 2220 | EER | Event Enable Register |

Table 5-15. EDMA3 Channel Controller (EDMA3CC) Registers (continued)

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|---------|-------------------------------------|
| 0x01C0 2228 | EECR | Event Enable Clear Register |
| 0x01C0 2230 | EESR | Event Enable Set Register |
| 0x01C0 2238 | SER | Secondary Event Register |
| 0x01C0 2240 | SECR | Secondary Event Clear Register |
| 0x01C0 2250 | IER | Interrupt Enable Register |
| 0x01C0 2258 | IECR | Interrupt Enable Clear Register |
| 0x01C0 2260 | IESR | Interrupt Enable Set Register |
| 0x01C0 2268 | IPR | Interrupt Pending Register |
| 0x01C0 2270 | ICR | Interrupt Clear Register |
| 0x01C0 2278 | IEVAL | Interrupt Evaluate Register |
| 0x01C0 2280 | QER | QDMA Event Register |
| 0x01C0 2284 | QEER | QDMA Event Enable Register |
| 0x01C0 2288 | QEECR | QDMA Event Enable Clear Register |
| 0x01C0 228C | QEESR | QDMA Event Enable Set Register |
| 0x01C0 2290 | QSER | QDMA Secondary Event Register |
| 0x01C0 2294 | QSECR | QDMA Secondary Event Clear Register |
| 0x01C0 4000 - 0x01C0 4FFF | — | Parameter RAM (PaRAM) |

Table 5-16. EDMA3 Transfer Controller (EDMA3TC) Registers

| Transfer Controller 0 BYTE ADDRESS | Transfer Controller 1 BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------------------|---------------------------------------|-----------|---|
| 0x01C0 8000 | 0x01C0 8400 | PID | Peripheral Identification Register |
| 0x01C0 8004 | 0x01C0 8404 | TCCFG | EDMA3TC Configuration Register |
| 0x01C0 8100 | 0x01C0 8500 | TCSTAT | EDMA3TC Channel Status Register |
| 0x01C0 8120 | 0x01C0 8520 | ERRSTAT | Error Status Register |
| 0x01C0 8124 | 0x01C0 8524 | ERREN | Error Enable Register |
| 0x01C0 8128 | 0x01C0 8528 | ERRCLR | Error Clear Register |
| 0x01C0 812C | 0x01C0 852C | ERRDET | Error Details Register |
| 0x01C0 8130 | 0x01C0 8530 | ERRCMD | Error Interrupt Command Register |
| 0x01C0 8140 | 0x01C0 8540 | RDRATE | Read Command Rate Register |
| 0x01C0 8240 | 0x01C0 8640 | SAOPT | Source Active Options Register |
| 0x01C0 8244 | 0x01C0 8644 | SASRC | Source Active Source Address Register |
| 0x01C0 8248 | 0x01C0 8648 | SACNT | Source Active Count Register |
| 0x01C0 824C | 0x01C0 864C | SADST | Source Active Destination Address Register |
| 0x01C0 8250 | 0x01C0 8650 | SABIDX | Source Active B-Index Register |
| 0x01C0 8254 | 0x01C0 8654 | SAMPPRXY | Source Active Memory Protection Proxy Register |
| 0x01C0 8258 | 0x01C0 8658 | SACNTRLD | Source Active Count Reload Register |
| 0x01C0 825C | 0x01C0 865C | SASRCBREF | Source Active Source Address B-Reference Register |
| 0x01C0 8260 | 0x01C0 8660 | SADSTBREF | Source Active Destination Address B-Reference Register |
| 0x01C0 8280 | 0x01C0 8680 | DFCNTRLD | Destination FIFO Set Count Reload Register |
| 0x01C0 8284 | 0x01C0 8684 | DFSRCBREF | Destination FIFO Set Source Address B-Reference Register |
| 0x01C0 8288 | 0x01C0 8688 | DFDSTBREF | Destination FIFO Set Destination Address B-Reference Register |
| 0x01C0 8300 | 0x01C0 8700 | DFOPT0 | Destination FIFO Options Register 0 |
| 0x01C0 8304 | 0x01C0 8704 | DFSRC0 | Destination FIFO Source Address Register 0 |
| 0x01C0 8308 | 0x01C0 8708 | DFCNT0 | Destination FIFO Count Register 0 |
| 0x01C0 830C | 0x01C0 870C | DFDST0 | Destination FIFO Destination Address Register 0 |
| 0x01C0 8310 | 0x01C0 8710 | DFBIDX0 | Destination FIFO B-Index Register 0 |

Table 5-16. EDMA3 Transfer Controller (EDMA3TC) Registers (continued)

| Transfer Controller 0 BYTE ADDRESS | Transfer Controller 1 BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------------------|---------------------------------------|-----------|---|
| 0x01C0 8314 | 0x01C0 8714 | DFMPPRXY0 | Destination FIFO Memory Protection Proxy Register 0 |
| 0x01C0 8340 | 0x01C0 8740 | DFOPT1 | Destination FIFO Options Register 1 |
| 0x01C0 8344 | 0x01C0 8744 | DFSRC1 | Destination FIFO Source Address Register 1 |
| 0x01C0 8348 | 0x01C0 8748 | DFCNT1 | Destination FIFO Count Register 1 |
| 0x01C0 834C | 0x01C0 874C | DFDST1 | Destination FIFO Destination Address Register 1 |
| 0x01C0 8350 | 0x01C0 8750 | DFBIDX1 | Destination FIFO B-Index Register 1 |
| 0x01C0 8354 | 0x01C0 8754 | DFMPPRXY1 | Destination FIFO Memory Protection Proxy Register 1 |
| 0x01C0 8380 | 0x01C0 8780 | DFOPT2 | Destination FIFO Options Register 2 |
| 0x01C0 8384 | 0x01C0 8784 | DFSRC2 | Destination FIFO Source Address Register 2 |
| 0x01C0 8388 | 0x01C0 8788 | DFCNT2 | Destination FIFO Count Register 2 |
| 0x01C0 838C | 0x01C0 878C | DFDST2 | Destination FIFO Destination Address Register 2 |
| 0x01C0 8390 | 0x01C0 8790 | DFBIDX2 | Destination FIFO B-Index Register 2 |
| 0x01C0 8394 | 0x01C0 8794 | DFMPPRXY2 | Destination FIFO Memory Protection Proxy Register 2 |
| 0x01C0 83C0 | 0x01C0 87C0 | DFOPT3 | Destination FIFO Options Register 3 |
| 0x01C0 83C4 | 0x01C0 87C4 | DFSRC3 | Destination FIFO Source Address Register 3 |
| 0x01C0 83C8 | 0x01C0 87C8 | DFCNT3 | Destination FIFO Count Register 3 |
| 0x01C0 83CC | 0x01C0 87CC | DFDST3 | Destination FIFO Destination Address Register 3 |
| 0x01C0 83D0 | 0x01C0 87D0 | DFBIDX3 | Destination FIFO B-Index Register 3 |
| 0x01C0 83D4 | 0x01C0 87D4 | DFMPPRXY3 | Destination FIFO Memory Protection Proxy Register 3 |

Table 5-17 shows an abbreviation of the set of registers which make up the parameter set for each of 128 EDMA events. Each of the parameter register sets consist of 8 32-bit word entries. Table 5-18 shows the parameter set entry registers with relative memory address locations within each of the parameter sets.

Table 5-17. EDMA Parameter Set RAM

| BYTE ADDRESS RANGE | DESCRIPTION |
|---------------------------|-------------------------------------|
| 0x01C0 4000 - 0x01C0 401F | Parameters Set 0 (8 32-bit words) |
| 0x01C0 4020 - 0x01C0 403F | Parameters Set 1 (8 32-bit words) |
| 0x01C0 4040 - 0x01C0 405F | Parameters Set 2 (8 32-bit words) |
| 0x01C0 4060 - 0x01C0 407F | Parameters Set 3 (8 32-bit words) |
| 0x01C0 4080 - 0x01C0 409F | Parameters Set 4 (8 32-bit words) |
| 0x01C0 40A0 - 0x01C0 40BF | Parameters Set 5 (8 32-bit words) |
| ... | ... |
| 0x01C0 4FC0 - 0x01C0 4FDF | Parameters Set 126 (8 32-bit words) |
| 0x01C0 4FE0 - 0x01C0 4FFF | Parameters Set 127 (8 32-bit words) |

Table 5-18. Parameter Set Entries

| BYTE OFFSET ADDRESS WITHIN THE PARAMETER SET | ACRONYM | PARAMETER ENTRY |
|---|--------------|-------------------------------------|
| 0x0000 | OPT | Option |
| 0x0004 | SRC | Source Address |
| 0x0008 | A_B_CNT | A Count, B Count |
| 0x000C | DST | Destination Address |
| 0x0010 | SRC_DST_BIDX | Source B Index, Destination B Index |
| 0x0014 | LINK_BCNTRLD | Link Address, B Count Reload |
| 0x0018 | SRC_DST_CIDX | Source C Index, Destination C Index |
| 0x001C | CCNT | C Count |

Table 5-19. EDMA Events

| Event | Event Name / Source | Event | Event Name / Source |
|-------|------------------------|-------|-----------------------|
| 0 | McASP0 Receive | 16 | MMCS0 Receive |
| 1 | McASP0 Transmit | 17 | MMCS0 Transmit |
| 2 | McASP1 Receive | 18 | SPI1 Receive |
| 3 | McASP1 Transmit | 19 | SPI1 Transmit |
| 4 | McASP2 Receive | 20 | PRU_EVENTOUT6 |
| 5 | McASP2 Transmit | 21 | PRU_EVENTOUT7 |
| 6 | GPIO Bank 0 Interrupt | 22 | GPIO Bank 2 Interrupt |
| 7 | GPIO Bank 1 Interrupt | 23 | GPIO Bank 3 Interrupt |
| 8 | UART0 Receive | 24 | I2C0 Receive |
| 9 | UART0 Transmit | 25 | I2C0 Transmit |
| 10 | Timer64P0 Event Out 12 | 26 | I2C1 Receive |
| 11 | Timer64P0 Event Out 34 | 27 | I2C1 Transmit |
| 12 | UART1 Receive | 28 | GPIO Bank 4 Interrupt |
| 13 | UART1 Transmit | 29 | GPIO Bank 5 Interrupt |
| 14 | SPI0 Receive | 30 | UART2 Receive |
| 15 | SPI0 Transmit | 31 | UART2 Transmit |

5.11 External Memory Interface A (EMIFA)

EMIFA is one of two external memory interfaces supported on the OMAP-L137. It is primarily intended to support asynchronous memory types, such as NAND and NOR flash and Asynchronous SRAM. However on OMAP-L137 EMIFA also provides a secondary interface to SDRAM.

5.11.1 EMIFA Asynchronous Memory Support

EMIFA supports asynchronous:

- SRAM memories
- NAND Flash memories
- NOR Flash memories

The EMIFA data bus width is up to 16-bits on the ZKB package. The device supports up to fifteen address lines and an external wait/interrupt input. Up to four asynchronous chip selects are supported by EMIFA (`EMA_CS[5:2]`). All four chip selects are available on the ZKB package.

Each chip select has the following individually programmable attributes:

- Data Bus Width
- Read cycle timings: setup, hold, strobe
- Write cycle timings: setup, hold, strobe
- Bus turn around time
- Extended Wait Option With Programmable Timeout
- Select Strobe Option
- NAND flash controller supports 1-bit and 4-bit ECC calculation on blocks of 512 bytes.

5.11.2 EMIFA Synchronous DRAM Memory Support

The OMAP-L137 ZKB package supports 16-bit SDRAM in addition to the asynchronous memories listed in [Section 5.11.1](#). It has a single SDRAM chip select (`EMA_CS[0]`). SDRAM configurations that are supported are:

- One, Two, and Four Bank SDRAM devices
- Devices with Eight, Nine, Ten, and Eleven Column Address
- CAS Latency of two or three clock cycles
- Sixteen Bit Data Bus Width
- 3.3V LVCMOS Interface

Additionally, the SDRAM interface of EMIFA supports placing the SDRAM in Self Refresh and Powerdown Modes. Self Refresh mode allows the SDRAM to be put into a low power state while still retaining memory contents; since the SDRAM will continue to refresh itself even without clocks from the DSP. Powerdown mode achieves even lower power, except the DSP must periodically wake the SDRAM up and issue refreshes if data retention is required.

Finally, note that the EMIFA does not support Mobile SDRAM devices. [Table 5-20](#) below shows the supported SDRAM configurations for EMIFA.

Table 5-20. EMIFA Supported SDRAM Configurations⁽¹⁾

| SDRAM Memory Data Bus Width (bits) | Number of Memories | EMIFB Data Bus Size | Rows | Columns | Banks | Total Memory (Mbits) | Total Memory (Mbytes) | Memory Density (Mbits) |
|------------------------------------|--------------------|---------------------|------|---------|-------|----------------------|-----------------------|------------------------|
| 16 | 1 | 16 | 13 | 8 | 1 | 32 | 4 | 32 |
| | 1 | 16 | 13 | 8 | 2 | 64 | 8 | 64 |
| | 1 | 16 | 13 | 8 | 4 | 128 | 16 | 128 |
| | 1 | 16 | 13 | 9 | 1 | 64 | 8 | 64 |
| | 1 | 16 | 13 | 9 | 2 | 128 | 16 | 128 |
| | 1 | 16 | 13 | 9 | 4 | 256 | 32 | 256 |
| | 1 | 16 | 13 | 10 | 1 | 128 | 16 | 128 |
| | 1 | 16 | 13 | 10 | 2 | 256 | 32 | 256 |
| | 1 | 16 | 13 | 10 | 4 | 512 | 64 | 512 |
| | 1 | 16 | 13 | 11 | 1 | 256 | 32 | 256 |
| | 1 | 16 | 13 | 11 | 2 | 512 | 64 | 512 |
| | 1 | 16 | 13 | 11 | 4 | 1024 | 128 | 1024 |
| 8 | 2 | 16 | 13 | 8 | 1 | 32 | 4 | 16 |
| | 2 | 16 | 13 | 8 | 2 | 64 | 8 | 32 |
| | 2 | 16 | 13 | 8 | 4 | 128 | 16 | 64 |
| | 2 | 16 | 13 | 9 | 1 | 64 | 8 | 32 |
| | 2 | 16 | 13 | 9 | 2 | 128 | 16 | 64 |
| | 2 | 16 | 13 | 9 | 4 | 256 | 32 | 128 |
| | 2 | 16 | 13 | 10 | 1 | 128 | 16 | 64 |
| | 2 | 16 | 13 | 10 | 2 | 256 | 32 | 128 |
| | 2 | 16 | 13 | 10 | 4 | 512 | 64 | 256 |
| | 2 | 16 | 13 | 11 | 1 | 256 | 32 | 128 |
| | 2 | 16 | 13 | 11 | 2 | 512 | 64 | 256 |
| | 2 | 16 | 13 | 11 | 4 | 1024 | 128 | 512 |

(1) The shaded cells indicate configurations that are possible on the EMIFA interface but as of this writing SDRAM memories capable of supporting these densities are not available in the market.

5.11.3 EMIFA SDRAM Loading Limitations

EMIFA supports SDRAM up to 100 MHz with up to two SDRAM or asynchronous memory loads. Additional loads will limit the SDRAM operation to lower speeds and the maximum speed should be confirmed by board simulation using IBIS models.

5.11.4 External Memory Interface A (EMIFA) Registers

Table 5-21 is a list of the EMIF registers. For more information about these registers, see the C674x DSP External Memory Interface (EMIF) User's Guide (literature number [SPRUFL6](#)).

Table 5-21. External Memory Interface (EMIFA) Registers

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|--------------|-----------------|--|
| 0x6800 0000 | MIDR | Module ID Register |
| 0x6800 0004 | AWCC | Asynchronous Wait Cycle Configuration Register |
| 0x6800 0008 | SDCR | SDRAM Configuration Register |
| 0x6800 000C | SDRCR | SDRAM Refresh Control Register |
| 0x6800 0010 | CE2CFG | Asynchronous 1 Configuration Register |
| 0x6800 0014 | CE3CFG | Asynchronous 2 Configuration Register |
| 0x6800 0018 | CE4CFG | Asynchronous 3 Configuration Register |
| 0x6800 001C | CE5CFG | Asynchronous 4 Configuration Register |
| 0x6800 0020 | SDTIMR | SDRAM Timing Register |
| 0x6800 003C | SDSRETR | SDRAM Self Refresh Exit Timing Register |
| 0x6800 0040 | INTRAW | EMIFA Interrupt Raw Register |
| 0x6800 0044 | INTMSK | EMIFA Interrupt Mask Register |
| 0x6800 0048 | INTMSKSET | EMIFA Interrupt Mask Set Register |
| 0x6800 004C | INTMSKCLR | EMIFA Interrupt Mask Clear Register |
| 0x6800 0060 | NANDFCR | NAND Flash Control Register |
| 0x6800 0064 | NANDFSR | NAND Flash Status Register |
| 0x6800 0070 | NANDF1ECC | NAND Flash 1 ECC Register (CS2 Space) |
| 0x6800 0074 | NANDF2ECC | NAND Flash 2 ECC Register (CS3 Space) |
| 0x6800 0078 | NANDF3ECC | NAND Flash 3 ECC Register (CS4 Space) |
| 0x6800 007C | NANDF4ECC | NAND Flash 4 ECC Register (CS5 Space) |
| 0x6800 00BC | NAND4BITECCLOAD | NAND Flash 4-Bit ECC Load Register |
| 0x6800 00C0 | NAND4BITECC1 | NAND Flash 4-Bit ECC Register 1 |
| 0x6800 00C4 | NAND4BITECC2 | NAND Flash 4-Bit ECC Register 2 |
| 0x6800 00C8 | NAND4BITECC3 | NAND Flash 4-Bit ECC Register 3 |
| 0x6800 00CC | NAND4BITECC4 | NAND Flash 4-Bit ECC Register 4 |
| 0x6800 00D0 | NANDERRADD1 | NAND Flash 4-Bit ECC Error Address Register 1 |
| 0x6800 00D4 | NANDERRADD2 | NAND Flash 4-Bit ECC Error Address Register 2 |
| 0x6800 00D8 | NANDERRVAL1 | NAND Flash 4-Bit ECC Error Value Register 1 |
| 0x6800 00DC | NANDERRVAL2 | NAND Flash 4-Bit ECC Error Value Register 2 |

5.11.5 EMIFA Electrical Data/Timing

Table 5-22 through Table 5-25 assume testing over recommended operating conditions.

Table 5-22. EMIFA SDRAM Interface Timing Requirements

| No. | PARAMETER | | MIN | MAX | UNIT |
|-----|-------------------|--|-----|-----|------|
| 19 | $t_{su}(DV-CLKH)$ | Input setup time, read data valid on EMA_D[15:0] before EMA_CLK rising | 1.3 | | ns |
| 20 | $t_h(CLKH-DIV)$ | Input hold time, read data valid on EMA_D[15:0] after EMA_CLK rising | 1.5 | | ns |

Table 5-23. EMIFA SDRAM Interface Switching Characteristics

| No. | PARAMETER | | MIN | MAX | UNIT |
|-----|----------------------|---|-----|-----|------|
| 1 | $t_c(CLK)$ | Cycle time, EMIF clock EMA_CLK | 10 | | ns |
| 2 | $t_w(CLK)$ | Pulse width, EMIF clock EMA_CLK high or low | 3 | | ns |
| 3 | $t_d(CLKH-CSV)$ | Delay time, EMA_CLK rising to $\overline{EMA_CS}[0]$ valid | | 7 | ns |
| 4 | $t_{oh}(CLKH-CSIV)$ | Output hold time, EMA_CLK rising to $\overline{EMA_CS}[0]$ invalid | 1 | | ns |
| 5 | $t_d(CLKH-DQMV)$ | Delay time, EMA_CLK rising to EMA_We_DQM[1:0] valid | | 7 | ns |
| 6 | $t_{oh}(CLKH-DQMIV)$ | Output hold time, EMA_CLK rising to EMA_We_DQM[1:0] invalid | 1 | | ns |
| 7 | $t_d(CLKH-AV)$ | Delay time, EMA_CLK rising to EMA_A[12:0] and EMA_BA[1:0] valid | | 7 | ns |
| 8 | $t_{oh}(CLKH-AIV)$ | Output hold time, EMA_CLK rising to EMA_A[12:0] and EMA_BA[1:0] invalid | 1 | | ns |
| 9 | $t_d(CLKH-DV)$ | Delay time, EMA_CLK rising to EMA_D[15:0] valid | | 7 | ns |
| 10 | $t_{oh}(CLKH-DIV)$ | Output hold time, EMA_CLK rising to EMA_D[15:0] invalid | 1 | | ns |
| 11 | $t_d(CLKH-RASV)$ | Delay time, EMA_CLK rising to $\overline{EMA_RAS}$ valid | | 7 | ns |
| 12 | $t_{oh}(CLKH-RASIV)$ | Output hold time, EMA_CLK rising to $\overline{EMA_RAS}$ invalid | 1 | | ns |
| 13 | $t_d(CLKH-CASV)$ | Delay time, EMA_CLK rising to $\overline{EMA_CAS}$ valid | | 7 | ns |
| 14 | $t_{oh}(CLKH-CASIV)$ | Output hold time, EMA_CLK rising to $\overline{EMA_CAS}$ invalid | 1 | | ns |
| 15 | $t_d(CLKH-WEV)$ | Delay time, EMA_CLK rising to $\overline{EMA_WE}$ valid | | 7 | ns |
| 16 | $t_{oh}(CLKH-WEIV)$ | Output hold time, EMA_CLK rising to $\overline{EMA_WE}$ invalid | 1 | | ns |
| 17 | $t_{dis}(CLKH-DHZ)$ | Delay time, EMA_CLK rising to EMA_D[15:0] 3-stated | | 7 | ns |
| 18 | $t_{ena}(CLKH-DLZ)$ | Output hold time, EMA_CLK rising to EMA_D[15:0] driving | 1 | | ns |




Figure 5-12. EMIFA Basic SDRAM Write Operation




Figure 5-13. EMIFA Basic SDRAM Read Operation

ADVANCE INFORMATION

Table 5-24. EMIFA Asynchronous Memory Timing Requirements⁽¹⁾

| No. | PARAMETER | | MIN | NOM | MAX | UNIT |
|-------------------------|------------------------|--|------|-----|-----|------|
| READS and WRITES | | | | | | |
| E | $t_{c(CLK)}$ | Cycle time, EMIFA module clock | 10 | | | ns |
| 2 | $t_w(EM_WAIT)$ | Pulse duration, EM_WAIT assertion and deassertion | 2E | | | ns |
| READS | | | | | | |
| 12 | $t_{su}(EMDV-EMOEH)$ | Setup time, EM_D[15:0] valid before $\overline{EM_OE}$ high | 3 | | | ns |
| 13 | $t_h(EMOEH-EMDIV)$ | Hold time, EM_D[15:0] valid after $\overline{EM_OE}$ high | 0 | | | ns |
| 14 | $t_{su}(EMOEL-EMWAIT)$ | Setup Time, EM_WAIT asserted before end of Strobe Phase ⁽²⁾ | 4E+3 | | | ns |
| WRITES | | | | | | |
| 28 | $t_{su}(EMWEL-EMWAIT)$ | Setup Time, EM_WAIT asserted before end of Strobe Phase ⁽²⁾ | 4E+3 | | | ns |

(1) E = EMA_CLK period or in ns. EMA_CLK is selected either as SYSCLK3 or the PLL output clock divided by 4.5. As an example, when SYSCLK3 is selected and set to 100MHz, E=10ns.

(2) Setup before end of STROBE phase (if no extended wait states are inserted) by which EM_WAIT must be asserted to add extended wait states. Figure 5-16 and Figure 5-17 describe EMIF transactions that include extended wait states inserted during the STROBE phase. However, cycles inserted as part of this extended wait period should not be counted; the 4E requirement is to the start of where the HOLD phase would begin if there were no extended wait cycles.

Table 5-25. EMIFA Asynchronous Memory Switching Characteristics^{(1) (2) (3)}

| No. | PARAMETER | | MIN | NOM | MAX | UNIT |
|-------------------------|-----------------------|--|------------------------------|--------------------------|------------------------------|------|
| READS and WRITES | | | | | | |
| 1 | $t_d(TURNAROUND)$ | Turn around time | (TA)*E - 3 | (TA)*E | (TA)*E + 3 | ns |
| READS | | | | | | |
| 3 | $t_c(EMRCYCLE)$ | EMIF read cycle time (EW = 0) | $(RS+RST+RH)*E - 3$ | $(RS+RST+RH)*E$ | $(RS+RST+RH)*E + 3$ | ns |
| | | EMIF read cycle time (EW = 1) | $(RS+RST+RH+(EWC*16))*E - 3$ | $(RS+RST+RH+(EWC*16))*E$ | $(RS+RST+RH+(EWC*16))*E + 3$ | ns |
| 4 | $t_{su}(EMCEL-EMOEL)$ | Output setup time, $\overline{EMA_CE}[5:2]$ low to $\overline{EMA_OE}$ low (SS = 0) | $(RS)*E-3$ | $(RS)*E$ | $(RS)*E+3$ | ns |
| | | Output setup time, $\overline{EMA_CE}[5:2]$ low to $\overline{EMA_OE}$ low (SS = 1) | -3 | 0 | +3 | ns |
| 5 | $t_h(EMOEH-EMCEH)$ | Output hold time, $\overline{EMA_OE}$ high to $\overline{EMA_CE}[5:2]$ high (SS = 0) | $(RH)*E - 3$ | $(RH)*E$ | $(RH)*E + 3$ | ns |
| | | Output hold time, $\overline{EMA_OE}$ high to $\overline{EMA_CE}[5:2]$ high (SS = 1) | -3 | 0 | +3 | ns |
| 6 | $t_{su}(EMBAV-EMOEL)$ | Output setup time, $\overline{EMA_BA}[1:0]$ valid to $\overline{EMA_OE}$ low | $(RS)*E-3$ | $(RS)*E$ | $(RS)*E+3$ | ns |
| 7 | $t_h(EMOEH-EMBAIV)$ | Output hold time, $\overline{EMA_OE}$ high to $\overline{EMA_BA}[1:0]$ invalid | $(RH)*E-3$ | $(RH)*E$ | $(RH)*E+3$ | ns |
| 8 | $t_{su}(EMBAV-EMOEL)$ | Output setup time, $\overline{EMA_A}[13:0]$ valid to $\overline{EMA_OE}$ low | $(RS)*E-3$ | $(RS)*E$ | $(RS)*E+3$ | ns |
| 9 | $t_h(EMOEH-EMAIV)$ | Output hold time, $\overline{EMA_OE}$ high to $\overline{EMA_A}[13:0]$ invalid | $(RH)*E-3$ | $(RH)*E$ | $(RH)*E+3$ | ns |
| 10 | $t_w(EMOEL)$ | $\overline{EMA_OE}$ active low width (EW = 0) | $(RST)*E-3$ | $(RST)*E$ | $(RST)*E+3$ | ns |
| | | $\overline{EMA_OE}$ active low width (EW = 1) | $(RST+(EWC*16))*E-3$ | $(RST+(EWC*16))*E$ | $(RST+(EWC*16))*E+3$ | ns |
| 11 | $t_d(EMWAITH-EMOEH)$ | Delay time from EMA_WAIT deasserted to $\overline{EMA_OE}$ high | 3E-3 | 4E | 4E+3 | ns |
| WRITES | | | | | | |

(1) TA = Turn around, RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold, MEWC = Maximum external wait cycles. These parameters are programmed via the Asynchronous Bank and Asynchronous Wait Cycle Configuration Registers. These support the following range of values: TA[4-1], RS[16-1], RST[64-1], RH[8-1], WS[16-1], WST[64-1], WH[8-1], and MEW[1-256].

(2) E = EMA_CLK period or in ns. EMA_CLK is selected either as SYSCLK3 or the PLL output clock divided by 4.5. As an example, when SYSCLK3 is selected and set to 100MHz, E=10ns.

(3) EWC = external wait cycles determined by EMA_WAIT input signal. EWC supports the following range of values EWC[256-1]. Note that the maximum wait time before timeout is specified by bit field MEWC in the Asynchronous Wait Cycle Configuration Register.

Table 5-25. EMIFA Asynchronous Memory Switching Characteristics^{(1) (2) (3)} (continued)

| No. | PARAMETER | MIN | NOM | MAX | UNIT | |
|-----|------------------------|--|-----------------------------|---------------------------|-----------------------------|----|
| 15 | $t_{c(EMWCYCLE)}$ | EMIF write cycle time (EW = 0) | $(WS+WST+WH)^*E-3$ | $(WS+WST+WH)^*E$ | $(WS+WST+WH)^*E+3$ | ns |
| | | EMIF write cycle time (EW = 1) | $(WS+WST+WH+(EWC*16))^*E-3$ | $(WS+WST+WH+(EWC*16))^*E$ | $(WS+WST+WH+(EWC*16))^*E+3$ | ns |
| 16 | $t_{su(EMCEL-EMWEL)}$ | Output setup time, $\overline{EMA_CE[5:2]}$ low to $\overline{EMA_WE}$ low (SS = 0) | $(WS)^*E-3$ | $(WS)^*E$ | $(WS)^*E+3$ | ns |
| | | Output setup time, $\overline{EMA_CE[5:2]}$ low to $\overline{EMA_WE}$ low (SS = 1) | -3 | 0 | +3 | ns |
| 17 | $t_h(EMWEH-EMCEH)$ | Output hold time, $\overline{EMA_WE}$ high to $\overline{EMA_CE[5:2]}$ high (SS = 0) | $(WH)^*E-3$ | $(WH)^*E$ | $(WH)^*E+3$ | ns |
| | | Output hold time, $\overline{EMA_WE}$ high to $\overline{EMA_CE[5:2]}$ high (SS = 1) | -3 | 0 | +3 | ns |
| 18 | $t_{su(EMDQMV-EMWEL)}$ | Output setup time, $\overline{EMA_BA[1:0]}$ valid to $\overline{EMA_WE}$ low | $(WS)^*E-3$ | $(WS)^*E$ | $(WS)^*E+3$ | ns |
| 19 | $t_h(EMWEH-EMDQMV)$ | Output hold time, $\overline{EMA_WE}$ high to $\overline{EMA_BA[1:0]}$ invalid | $(WH)^*E-3$ | $(WH)^*E$ | $(WH)^*E+3$ | ns |
| 20 | $t_{su(EMBAV-EMWEL)}$ | Output setup time, $\overline{EMA_BA[1:0]}$ valid to $\overline{EMA_WE}$ low | $(WS)^*E-3$ | $(WS)^*E$ | $(WS)^*E+3$ | ns |
| 21 | $t_h(EMWEH-EMBAIV)$ | Output hold time, $\overline{EMA_WE}$ high to $\overline{EMA_BA[1:0]}$ invalid | $(WH)^*E-3$ | $(WH)^*E$ | $(WH)^*E+3$ | ns |
| 22 | $t_{su(EMAV-EMWEL)}$ | Output setup time, $\overline{EMA_A[13:0]}$ valid to $\overline{EMA_WE}$ low | $(WS)^*E-3$ | $(WS)^*E$ | $(WS)^*E+3$ | ns |
| 23 | $t_h(EMWEH-EMAIV)$ | Output hold time, $\overline{EMA_WE}$ high to $\overline{EMA_A[13:0]}$ invalid | $(WH)^*E-3$ | $(WH)^*E$ | $(WH)^*E+3$ | ns |
| 24 | $t_w(EMWEL)$ | $\overline{EMA_WE}$ active low width (EW = 0) | $(WST)^*E-3$ | $(WST)^*E$ | $(WST)^*E+3$ | ns |
| | | $\overline{EMA_WE}$ active low width (EW = 1) | $(WST+(EWC*16))^*E-3$ | $(WST+(EWC*16))^*E$ | $(WST+(EWC*16))^*E+3$ | ns |
| 25 | $t_d(EMWAITH-EMWEH)$ | Delay time from $\overline{EMA_WAIT}$ deasserted to $\overline{EMA_WE}$ high | 3E-3 | 4E | 4E+3 | ns |
| 26 | $t_{su(EMDV-EMWEL)}$ | Output setup time, $\overline{EMA_D[15:0]}$ valid to $\overline{EMA_WE}$ low | $(WS)^*E-3$ | $(WS)^*E$ | $(WS)^*E+3$ | ns |
| 27 | $t_h(EMWEH-EMDIV)$ | Output hold time, $\overline{EMA_WE}$ high to $\overline{EMA_D[15:0]}$ invalid | $(WH)^*E-3$ | $(WH)^*E$ | $(WH)^*E+3$ | ns |

ADVANCE INFORMATION




Figure 5-14. Asynchronous Memory Read Timing for EMIFA




Figure 5-15. Asynchronous Memory Write Timing for EMIFA

ADVANCE INFORMATION




Figure 5-16. EMA_WAIT Read Timing Requirements




Figure 5-17. EMA_WAIT Write Timing Requirements

ADVANCE INFORMATION

5.12 External Memory Interface B (EMIFB)

Figure 5-18 illustrates a high-level view of the EMIFB and its connections within the device. Multiple requesters have access to EMIFB through a switched central resource (indicated as crossbar in the figure). The EMIFB implements a split transaction internal bus, allowing concurrence between reads and writes from the various requesters.




Figure 5-18. EMIFB Functional Block Diagram

EMIFB supports a 3.3V LVCMOS Interface.

5.12.1 EMIFB SDRAM Loading Limitations

EMIFB supports SDRAM up to 133 MHz with up to two SDRAM or asynchronous memory loads. Additional loads will limit the SDRAM operation to lower speeds and the maximum speed should be confirmed by board simulation using IBIS models.

5.12.2 Interfacing to SDRAM

The EMIFB supports a glueless interface to SDRAM devices with the following characteristics:

- Pre-charge bit is A[10]
- Supports 8, 9, 10 or 11 column address bits
- Supports up to 13 row address bits
- Supports 1, 2 or 4 internal banks

Table 5-26 shows the supported SDRAM configurations for EMIFB.

Table 5-26. EMIFB Supported SDRAM Configurations⁽¹⁾

| SDRAM Memory Data Bus Width (bits) | Number of Memories | EMIFB Data Bus Size | Rows | Columns | Banks | Total Memory (Mbits) | Total Memory (Mbytes) | Memory Density (Mbits) |
|------------------------------------|--------------------|---------------------|------|---------|-------|----------------------|-----------------------|------------------------|
| 32 | 1 | 32 | 13 | 8 | 1 | 64 | 8 | 64 |
| | 1 | 32 | 13 | 8 | 2 | 128 | 16 | 128 |
| | 1 | 32 | 13 | 8 | 4 | 256 | 32 | 256 |
| | 1 | 32 | 13 | 9 | 1 | 128 | 16 | 128 |
| | 1 | 32 | 13 | 9 | 2 | 256 | 32 | 256 |
| | 1 | 32 | 13 | 9 | 4 | 512 | 64 | 512 |
| | 1 | 32 | 13 | 10 | 1 | 256 | 32 | 256 |
| | 1 | 32 | 13 | 10 | 2 | 512 | 64 | 512 |
| | 1 | 32 | 13 | 10 | 4 | 1024 | 128 | 1024 |
| | 1 | 32 | 13 | 11 | 1 | 512 | 64 | 512 |
| | 1 | 32 | 13 | 11 | 2 | 1024 | 128 | 1024 |
| | 1 | 32 | 13 | 11 | 4 | 2048 | 256 | 2048 |
| 16 | 2 | 32 | 13 | 8 | 1 | 64 | 8 | 32 |
| | 2 | 32 | 13 | 8 | 2 | 128 | 16 | 64 |
| | 2 | 32 | 13 | 8 | 4 | 256 | 32 | 128 |
| | 2 | 32 | 13 | 9 | 1 | 128 | 16 | 64 |
| | 2 | 32 | 13 | 9 | 2 | 256 | 32 | 128 |
| | 2 | 32 | 13 | 9 | 4 | 512 | 64 | 256 |
| | 2 | 32 | 13 | 10 | 1 | 256 | 32 | 128 |
| | 2 | 32 | 13 | 10 | 2 | 512 | 64 | 256 |
| | 2 | 32 | 13 | 10 | 4 | 1024 | 128 | 512 |
| | 2 | 32 | 13 | 11 | 1 | 512 | 64 | 256 |
| | 2 | 32 | 13 | 11 | 2 | 1024 | 128 | 512 |
| | 2 | 32 | 13 | 11 | 4 | 2048 | 256 | 1024 |

(1) The shaded cells indicate configurations that are possible on the EMIFB interface but as of this writing SDRAM memories capable of supporting these densities are not available in the market.

Figure 5-19 shows an interface between the EMIFB and a 2M × 16 × 4 bank SDRAM device. In addition, Figure 5-20 shows an interface between the EMIFB and a 2M × 32 × 4 bank SDRAM device and Figure 5-21 shows an interface between the EMIFB and two 4M × 16 × 4 bank SDRAM devices. Refer to Table 5-27, as an example that shows additional list of commonly-supported SDRAM devices and the required connections for the address pins. Note that in Table 5-27, page size/column size (not indicated in the table) is varied to get the required addressability range.




Figure 5-19. EMIFB to 2M × 16 × 4 bank SDRAM Interface




Figure 5-20. EMIFB to 2M × 32 × 4 bank SDRAM Interface




Figure 5-21. EMIFB to Dual 4M × 16 × 4 bank SDRAM Interface

Table 5-27. Example of 16/32-bit EMIFB Address Pin Connections

| SDRAM Size | Width | Banks | | Address Pins |
|------------|-------|-------|-------|--------------|
| 64M bits | ×16 | 4 | SDRAM | A[11:0] |
| | | | EMIFB | EMB_A[11:0] |
| | ×32 | 4 | SDRAM | A[10:0] |
| | | | EMIFB | EMB_A[10:0] |
| 128M bits | ×16 | 4 | SDRAM | A[11:0] |
| | | | EMIFB | EMB_A[11:0] |
| | ×32 | 4 | SDRAM | A[11:0] |
| | | | EMIFB | EMB_A[11:0] |
| 256M bits | ×16 | 4 | SDRAM | A[12:0] |
| | | | EMIFB | EMB_A[12:0] |
| | ×32 | 4 | SDRAM | A[11:0] |
| | | | EMIFB | EMB_A[11:0] |
| 512M bits | ×16 | 4 | SDRAM | A[12:0] |
| | | | EMIFB | EMB_A[12:0] |
| | ×32 | 4 | SDRAM | A[12:0] |
| | | | EMIFB | EMB_A[12:0] |

Table 5-28 is a list of the EMIFB registers.

Table 5-28. EMIFB Base Controller Registers

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|--------------|---------|----------------------|
| 0xB000 0000 | MIDR | Module ID Register |

Table 5-28. EMIFB Base Controller Registers (continued)

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|--------------|---------|---|
| 0xB000 0008 | SDCFG | SDRAM Configuration Register |
| 0xB000 000C | SDRFC | SDRAM Refresh Control Register |
| 0xB000 0010 | SDTIM1 | SDRAM Timing Register 1 |
| 0xB000 0014 | SDTIM2 | SDRAM Timing Register 2 |
| 0xB000 001C | SDCFG2 | SDRAM Configuration 2 Register |
| 0xB000 0020 | BPRIO | Peripheral Bus Burst Priority Register |
| 0xB000 0040 | PC1 | Performance Counter 1 Register |
| 0xB000 0044 | PC2 | Performance Counter 2 Register |
| 0xB000 0048 | PCC | Performance Counter Configuration Register |
| 0xB000 004C | PCMRS | Performance Counter Master Region Select Register |
| 0xB000 0050 | PCT | Performance Counter Time Register |
| 0xB000 00C0 | IRR | Interrupt Raw Register |
| 0xB000 00C4 | IMR | Interrupt Mask Register |
| 0xB000 00C8 | IMSR | Interrupt Mask Set Register |
| 0xB000 00CC | IMCR | Interrupt Mask Clear Register |

5.12.3 EMIFB Electrical Data/Timing

Table 5-29. EMIFB SDRAM Interface Timing Requirements

| No. | | PARAMETER | MIN | MAX | UNIT |
|-----|-------------------|--|-----|-----|------|
| 19 | $t_{su}(DV-CLKH)$ | Input setup time, read data valid on EMB_D[31:0] before EMB_CLK rising | 0.8 | | ns |
| 20 | $t_h(CLKH-DIV)$ | Input hold time, read data valid on EMB_D[31:0] after EMB_CLK rising | 1.5 | | ns |

Table 5-30. EMIFB SDRAM Interface Switching Characteristics

| No. | | PARAMETER | MIN | MAX | UNIT |
|-----|----------------------|--|-----|-----|------|
| 1 | $t_c(CLK)$ | Cycle time, EMIF clock EMB_CLK | 7.5 | | ns |
| 2 | $t_w(CLK)$ | Pulse width, EMIF clock EMB_CLK high or low | 3 | | ns |
| 3 | $t_d(CLKH-CSV)$ | Delay time, EMB_CLK rising to $\overline{EMB_CS}[0]$ valid | | 5.1 | ns |
| 4 | $t_{oh}(CLKH-CSIV)$ | Output hold time, EMB_CLK rising to $\overline{EMB_CS}[0]$ invalid | 0.9 | | ns |
| 5 | $t_d(CLKH-DQMV)$ | Delay time, EMB_CLK rising to EMB_ \overline{WE} _DQM[3:0] valid | | 5.1 | ns |
| 6 | $t_{oh}(CLKH-DQMIV)$ | Output hold time, EMB_CLK rising to EMB_ \overline{WE} _DQM[3:0] invalid | 0.9 | | ns |
| 7 | $t_d(CLKH-AV)$ | Delay time, EMB_CLK rising to EMB_A[12:0] and EMB_BA[1:0] valid | | 5.1 | ns |
| 8 | $t_{oh}(CLKH-AIV)$ | Output hold time, EMB_CLK rising to EMB_A[12:0] and EMB_BA[1:0] invalid | 0.9 | | ns |
| 9 | $t_d(CLKH-DV)$ | Delay time, EMB_CLK rising to EMB_D[31:0] valid | | 5.1 | ns |
| 10 | $t_{oh}(CLKH-DIV)$ | Output hold time, EMB_CLK rising to EMB_D[31:0] invalid | 0.9 | | ns |
| 11 | $t_d(CLKH-RASV)$ | Delay time, EMB_CLK rising to $\overline{EMB_RAS}$ valid | | 5.1 | ns |
| 12 | $t_{oh}(CLKH-RASIV)$ | Output hold time, EMB_CLK rising to $\overline{EMB_RAS}$ invalid | 0.9 | | ns |
| 13 | $t_d(CLKH-CASV)$ | Delay time, EMB_CLK rising to $\overline{EMB_CAS}$ valid | | 5.1 | ns |
| 14 | $t_{oh}(CLKH-CASIV)$ | Output hold time, EMB_CLK rising to $\overline{EMB_CAS}$ invalid | 0.9 | | ns |
| 15 | $t_d(CLKH-WEV)$ | Delay time, EMB_CLK rising to $\overline{EMB_WE}$ valid | | 5.1 | ns |
| 16 | $t_{oh}(CLKH-WEIV)$ | Output hold time, EMB_CLK rising to $\overline{EMB_WE}$ invalid | 0.9 | | ns |
| 17 | $t_{dis}(CLKH-DHZ)$ | Delay time, EMB_CLK rising to EMB_D[31:0] 3-stated | | 5.1 | ns |
| 18 | $t_{ena}(CLKH-DLZ)$ | Output hold time, EMB_CLK rising to EMB_D[31:0] driving | 0.9 | | ns |




Figure 5-22. EMIFB Basic SDRAM Write Operation




Figure 5-23. EMIFB Basic SDRAM Read Operation

ADVANCE INFORMATION

5.13 Memory Protection Units

The MPU performs memory protection checking. It receives requests from a bus master in the system and checks the address against the fixed and programmable regions to see if the access is allowed. If allowed, the transfer is passed unmodified to its output bus (to the targeted address). If the transfer is illegal (fails the protection check) then the MPU does not pass the transfer to the output bus but rather services the transfer internally back to the input bus (to prevent a hang) returning the fault status to the requestor as well as generating an interrupt about the fault. The following features are supported by the MPU:

- Provides memory protection for fixed and programmable address ranges
- Supports multiple programmable address region
- Supports secure and debug access privileges
- Supports read, write, and execute access privileges
- Supports privid(8) associations with ranges
- Generates an interrupt when there is a protection violation, and saves violating transfer parameters
- MMR access is also protected

Table 5-31. MPU1 Configuration Registers

| MPU1 BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|-------------|---|
| 0x01E1 4000 | REVID | Revision ID |
| 0x01E1 4004 | CONFIG | Configuration |
| 0x01E1 4010 | IRAWSTAT | Interrupt raw status/set |
| 0x01E1 4014 | IENSTAT | Interrupt enable status/clear |
| 0x01E1 4018 | IENSET | Interrupt enable |
| 0x01E1 401C | IENCLR | Interrupt enable clear |
| 0x01E1 4020 - 0x01E1 41FF | - | Reserved |
| 0x01E1 4200 | PROG1_MPSAR | Programmable range 1, start address |
| 0x01E1 4204 | PROG1_MPEAR | Programmable range 1, end address |
| 0x01E1 4208 | PROG1_MPPA | Programmable range 1, memory page protection attributes |
| 0x01E1 420C - 0x01E1 420F | - | Reserved |
| 0x01E1 4210 | PROG2_MPSAR | Programmable range 2, start address |
| 0x01E1 4214 | PROG2_MPEAR | Programmable range 2, end address |
| 0x01E1 4218 | PROG2_MPPA | Programmable range 2, memory page protection attributes |
| 0x01E1 421C - 0x01E1 421F | - | Reserved |
| 0x01E1 4220 | PROG3_MPSAR | Programmable range 3, start address |
| 0x01E1 4224 | PROG3_MPEAR | Programmable range 3, end address |
| 0x01E1 4228 | PROG3_MPPA | Programmable range 3, memory page protection attributes |
| 0x01E1 422C - 0x01E1 422F | - | Reserved |
| 0x01E1 4230 | PROG4_MPSAR | Programmable range 4, start address |
| 0x01E1 4234 | PROG4_MPEAR | Programmable range 4, end address |
| 0x01E1 4238 | PROG4_MPPA | Programmable range 4, memory page protection attributes |
| 0x01E1 423C - 0x01E1 423F | - | Reserved |
| 0x01E1 4240 | PROG5_MPSAR | Programmable range 5, start address |
| 0x01E1 4244 | PROG5_MPEAR | Programmable range 5, end address |
| 0x01E1 4248 | PROG5_MPPA | Programmable range 5, memory page protection attributes |
| 0x01E1 424C - 0x01E1 424F | - | Reserved |
| 0x01E1 4250 | PROG6_MPSAR | Programmable range 6, start address |
| 0x01E1 4254 | PROG6_MPEAR | Programmable range 6, end address |
| 0x01E1 4258 | PROG6_MPPA | Programmable range 6, memory page protection attributes |
| 0x01E1 425C - 0x01E1 42FF | - | Reserved |

Table 5-31. MPU1 Configuration Registers (continued)

| MPU1 BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|----------|----------------------|
| 0x01E14300 | FLTADDRR | Fault address |
| 0x01E1 4304 | FLTSTAT | Fault status |
| 0x01E1 4308 | FLTCLR | Fault clear |
| 0x01E1 430C - 0x01E1 4FFF | - | Reserved |

Table 5-32. MPU2 Configuration Registers

| MPU2 BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|-------------|---|
| 0x01E1 5000 | REVID | Revision ID |
| 0x01E1 5004 | CONFIG | Configuration |
| 0x01E1 5010 | IRAWSTAT | Interrupt raw status/set |
| 0x01E1 5014 | IENSTAT | Interrupt enable status/clear |
| 0x01E1 5018 | IENSET | Interrupt enable |
| 0x01E1 501C | IENCLR | Interrupt enable clear |
| 0x01E1 5020 - 0x01E1 50FF | - | Reserved |
| 0x01E1 5100 | FXD_MPSAR | Fixed range start address |
| 0x01E1 5104 | FXD_MPEAR | Fixed range end start address |
| 0x01E1 5108 | FXD_MPPA | Fixed range memory page protection attributes |
| 0x01E1 510C - 0x01E1 51FF | - | Reserved |
| 0x01E1 5200 | PROG1_MPSAR | Programmable range 1, start address |
| 0x01E1 5204 | PROG1_MPEAR | Programmable range 1, end address |
| 0x01E1 5208 | PROG1_MPPA | Programmable range 1, memory page protection attributes |
| 0x01E1 520C - 0x01E1 520F | - | Reserved |
| 0x01E1 5210 | PROG2_MPSAR | Programmable range 2, start address |
| 0x01E1 5214 | PROG2_MPEAR | Programmable range 2, end address |
| 0x01E1 5218 | PROG2_MPPA | Programmable range 2, memory page protection attributes |
| 0x01E1 521C - 0x01E1 521F | - | Reserved |
| 0x01E1 5220 | PROG3_MPSAR | Programmable range 3, start address |
| 0x01E1 5224 | PROG3_MPEAR | Programmable range 3, end address |
| 0x01E1 5228 | PROG3_MPPA | Programmable range 3, memory page protection attributes |
| 0x01E1 522C - 0x01E1 522F | - | Reserved |
| 0x01E1 5230 | PROG4_MPSAR | Programmable range 4, start address |
| 0x01E1 5234 | PROG4_MPEAR | Programmable range 4, end address |
| 0x01E1 5238 | PROG4_MPPA | Programmable range 4, memory page protection attributes |
| 0x01E1 523C - 0x01E1 523F | - | Reserved |
| 0x01E1 5240 | PROG5_MPSAR | Programmable range 5, start address |
| 0x01E1 5244 | PROG5_MPEAR | Programmable range 5, end address |
| 0x01E1 5248 | PROG5_MPPA | Programmable range 5, memory page protection attributes |
| 0x01E1 524C - 0x01E1 524F | - | Reserved |
| 0x01E1 5250 | PROG6_MPSAR | Programmable range 6, start address |
| 0x01E1 5254 | PROG6_MPEAR | Programmable range 6, end address |
| 0x01E1 5258 | PROG6_MPPA | Programmable range 6, memory page protection attributes |
| 0x01E1 525C - 0x01E1 525F | - | Reserved |
| 0x01E1 5260 | PROG7_MPSAR | Programmable range 7, start address |
| 0x01E1 5264 | PROG7_MPEAR | Programmable range 7, end address |
| 0x01E1 5268 | PROG7_MPPA | Programmable range 7, memory page protection attributes |
| 0x01E1 526C - 0x01E1 526F | - | Reserved |

Table 5-32. MPU2 Configuration Registers (continued)

| MPU2 BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|--------------|--|
| 0x01E1 5270 | PROG8_MPSAR | Programmable range 8, start address |
| 0x01E1 5274 | PROG8_MPEAR | Programmable range 8, end address |
| 0x01E1 5278 | PROG8_MPPA | Programmable range 8, memory page protection attributes |
| 0x01E1 527C - 0x01E1 527F | - | Reserved |
| 0x01E1 5280 | PROG9_MPSAR | Programmable range 9, start address |
| 0x01E1 5284 | PROG9_MPEAR | Programmable range 9, end address |
| 0x01E1 5288 | PROG9_MPPA | Programmable range 9, memory page protection attributes |
| 0x01E1 528C - 0x01E1 528F | - | Reserved |
| 0x01E1 5290 | PROG10_MPSAR | Programmable range 10, start address |
| 0x01E1 5294 | PROG10_MPEAR | Programmable range 10, end address |
| 0x01E1 5298 | PROG10_MPPA | Programmable range 10, memory page protection attributes |
| 0x01E1 529C - 0x01E1 529F | - | Reserved |
| 0x01E1 52A0 | PROG11_MPSAR | Programmable range 11, start address |
| 0x01E1 52A4 | PROG11_MPEAR | Programmable range 11, end address |
| 0x01E1 52A8 | PROG11_MPPA | Programmable range 11, memory page protection attributes |
| 0x01E1 52AC - 0x01E1 52AF | - | Reserved |
| 0x01E1 52B0 | PROG12_MPSAR | Programmable range 12, start address |
| 0x01E1 52B4 | PROG12_MPEAR | Programmable range 12, end address |
| 0x01E1 52B8 | PROG12_MPPA | Programmable range 12, memory page protection attributes |
| 0x01E1 52BC - 0x01E1 52FF | - | Reserved |
| 0x01E1 5300 | FLTADDRR | Fault address |
| 0x01E1 5304 | FLTSTAT | Fault status |
| 0x01E1 5308 | FLTCLR | Fault clear |
| 0x01E1 530C - 0x01E1 5FFF | - | Reserved |

5.14 MMC / SD / SDIO (MMCSDB)

5.14.1 MMCSDB Peripheral Description

The OMAP-L137 includes an MMCSDB controller which is compliant with MMC V4.0, Secure Digital Part 1 Physical Layer Specification V1.1 and Secure Digital Input Output (SDIO) V2.0 specifications.

The MMC/SD Controller has following features:

- MultiMediaCard (MMC) support
- Secure Digital (SD) Memory Card support
- MMC/SD protocol support
- SD high capacity support
- SDIO protocol support
- Programmable clock frequency
- 512 bit Read/Write FIFO to lower system overhead
- Slave EDMA transfer capability

The OMAP-L137 MMC/SD Controller does not support SPI mode.

5.14.2 MMCSDB Peripheral Register Description(s)

Table 5-33. Multimedia Card/Secure Digital (MMC/SD) Card Controller Registers

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|--------------|------------|---------------------------------------|
| 0x01C4 0000 | MMCCTL | MMC Control Register |
| 0x01C4 0004 | MMCCLK | MMC Memory Clock Control Register |
| 0x01C4 0008 | MMCST0 | MMC Status Register 0 |
| 0x01C4 000C | MMCST1 | MMC Status Register 1 |
| 0x01C4 0010 | MMCIM | MMC Interrupt Mask Register |
| 0x01C4 0014 | MMCTOR | MMC Response Time-Out Register |
| 0x01C4 0018 | MMCTOD | MMC Data Read Time-Out Register |
| 0x01C4 001C | MMCBLEN | MMC Block Length Register |
| 0x01C4 0020 | MMCNBLK | MMC Number of Blocks Register |
| 0x01C4 0024 | MMCNBLC | MMC Number of Blocks Counter Register |
| 0x01C4 0028 | MMCDRR | MMC Data Receive Register |
| 0x01C4 002C | MMCDXR | MMC Data Transmit Register |
| 0x01C4 0030 | MMCCMD | MMC Command Register |
| 0x01C4 0034 | MMCARGHL | MMC Argument Register |
| 0x01C4 0038 | MMCRSP01 | MMC Response Register 0 and 1 |
| 0x01C4 003C | MMCRSP23 | MMC Response Register 2 and 3 |
| 0x01C4 0040 | MMCRSP45 | MMC Response Register 4 and 5 |
| 0x01C4 0044 | MMCRSP67 | MMC Response Register 6 and 7 |
| 0x01C4 0048 | MMCDRSP | MMC Data Response Register |
| 0x01C4 0050 | MMCCIDX | MMC Command Index Register |
| 0x01C4 0064 | SDIOCTL | SDIO Control Register |
| 0x01C4 0068 | SDIOST0 | SDIO Status Register 0 |
| 0x01C4 006C | SDIOIEN | SDIO Interrupt Enable Register |
| 0x01C4 0070 | SDIOIST | SDIO Interrupt Status Register |
| 0x01C4 0074 | MMCFIFOCTL | MMC FIFO Control Register |

5.14.3 MMC/SD Electrical Data/Timing

Table 5-34. Timing Requirements for MMC/SD Module
(see [Figure 5-25](#) and [Figure 5-27](#))

| No. | PARAMETER | | MIN | MAX | UNIT |
|-----|---------------------|--|-----|-----|------|
| 1 | $t_{su}(CMDV-CLKH)$ | Setup time, MMCSD_CMD valid before MMCSD_CLK high | 3.2 | | ns |
| 2 | $t_h(CLKH-CMDV)$ | Hold time, MMCSD_CMD valid after MMCSD_CLK high | 1.5 | | ns |
| 3 | $t_{su}(DATV-CLKH)$ | Setup time, MMCSD_DATx valid before MMCSD_CLK high | 3.2 | | ns |
| 4 | $t_h(CLKH-DATV)$ | Hold time, MMCSD_DATx valid after MMCSD_CLK high | 1.5 | | ns |

Table 5-35. Switching Characteristics Over Recommended Operating Conditions for MMC/SD Module
(see [Figure 5-24](#) through [Figure 5-27](#))

| No. | PARAMETER | | MIN | MAX | UNIT |
|-----|-----------------|--|------|-----|------|
| 7 | $f_{(CLK)}$ | Operating frequency, MMCSD_CLK | 0 | 52 | MHz |
| 8 | $f_{(CLK_ID)}$ | Identification mode frequency, MMCSD_CLK | 0 | 400 | KHz |
| 9 | $t_W(CLKL)$ | Pulse width, MMCSD_CLK low | 6.5 | | ns |
| 10 | $t_W(CLKH)$ | Pulse width, MMCSD_CLK high | 6.5 | | ns |
| 11 | $t_r(CLK)$ | Rise time, MMCSD_CLK | | 3 | ns |
| 12 | $t_f(CLK)$ | Fall time, MMCSD_CLK | | 3 | ns |
| 13 | $t_d(CLKL-CMD)$ | Delay time, MMCSD_CLK low to MMCSD_CMD transition | -4.5 | 2.5 | ns |
| 14 | $t_d(CLKL-DAT)$ | Delay time, MMCSD_CLK low to MMCSD_DATx transition | -4.5 | 2.5 | ns |




Figure 5-24. MMC/SD Host Command Timing




Figure 5-25. MMC/SD Card Response Timing




Figure 5-26. MMC/SD Host Write Timing




Figure 5-27. MMC/SD Host Read and Card CRC Status Timing

ADVANCE INFORMATION

5.15 Ethernet Media Access Controller (EMAC)

The Ethernet Media Access Controller (EMAC) provides an efficient interface between OMAP-L137 and the network. The EMAC supports both 10Base-T and 100Base-TX, or 10 Mbits/second (Mbps) and 100 Mbps in either half- or full-duplex mode, with hardware flow control and quality of service (QOS) support.

The EMAC controls the flow of packet data from the OMAP-L137 device to the PHY. The MDIO module controls PHY configuration and status monitoring.

Both the EMAC and the MDIO modules interface to the OMAP-L137 device through a custom interface that allows efficient data transmission and reception. This custom interface is referred to as the EMAC control module, and is considered integral to the EMAC/MDIO peripheral. The control module is also used to multiplex and control interrupts.

5.15.1 EMAC Peripheral Register Description(s)

Table 5-36. Ethernet Media Access Controller (EMAC) Registers

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|--------------|-------------------|---|
| 0x01E2 3000 | TXREV | Transmit Revision Register |
| 0x01E2 3004 | TXCONTROL | Transmit Control Register |
| 0x01E2 3008 | TXTEARDOWN | Transmit Teardown Register |
| 0x01E2 3010 | RXREV | Receive Revision Register |
| 0x01E2 3014 | RXCONTROL | Receive Control Register |
| 0x01E2 3018 | RXTEARDOWN | Receive Teardown Register |
| 0x01E2 3080 | TXINTSTATRAW | Transmit Interrupt Status (Unmasked) Register |
| 0x01E2 3084 | TXINTSTATMASKED | Transmit Interrupt Status (Masked) Register |
| 0x01E2 3088 | TXINTMASKSET | Transmit Interrupt Mask Set Register |
| 0x01E2 308C | TXINTMASKCLEAR | Transmit Interrupt Clear Register |
| 0x01E2 3090 | MACINVECTOR | MAC Input Vector Register |
| 0x01E2 3094 | MACEOIVECTOR | MAC End Of Interrupt Vector Register |
| 0x01E2 30A0 | RXINTSTATRAW | Receive Interrupt Status (Unmasked) Register |
| 0x01E2 30A4 | RXINTSTATMASKED | Receive Interrupt Status (Masked) Register |
| 0x01E2 30A8 | RXINTMASKSET | Receive Interrupt Mask Set Register |
| 0x01E2 30AC | RXINTMASKCLEAR | Receive Interrupt Mask Clear Register |
| 0x01E2 30B0 | MACINTSTATRAW | MAC Interrupt Status (Unmasked) Register |
| 0x01E2 30B4 | MACINTSTATMASKED | MAC Interrupt Status (Masked) Register |
| 0x01E2 30B8 | MACINTMASKSET | MAC Interrupt Mask Set Register |
| 0x01E2 30BC | MACINTMASKCLEAR | MAC Interrupt Mask Clear Register |
| 0x01E2 3100 | RXMBPENABLE | Receive Multicast/Broadcast/Promiscuous Channel Enable Register |
| 0x01E2 3104 | RXUNICASTSET | Receive Unicast Enable Set Register |
| 0x01E2 3108 | RXUNICASTCLEAR | Receive Unicast Clear Register |
| 0x01E2 310C | RXMAXLEN | Receive Maximum Length Register |
| 0x01E2 3110 | RXBUFFEROFFSET | Receive Buffer Offset Register |
| 0x01E2 3114 | RXFILTERLOWTHRESH | Receive Filter Low Priority Frame Threshold Register |
| 0x01E2 3120 | RX0FLOWTHRESH | Receive Channel 0 Flow Control Threshold Register |
| 0x01E2 3124 | RX1FLOWTHRESH | Receive Channel 1 Flow Control Threshold Register |
| 0x01E2 3128 | RX2FLOWTHRESH | Receive Channel 2 Flow Control Threshold Register |
| 0x01E2 312C | RX3FLOWTHRESH | Receive Channel 3 Flow Control Threshold Register |
| 0x01E2 3130 | RX4FLOWTHRESH | Receive Channel 4 Flow Control Threshold Register |
| 0x01E2 3134 | RX5FLOWTHRESH | Receive Channel 5 Flow Control Threshold Register |
| 0x01E2 3138 | RX6FLOWTHRESH | Receive Channel 6 Flow Control Threshold Register |
| 0x01E2 313C | RX7FLOWTHRESH | Receive Channel 7 Flow Control Threshold Register |

Table 5-36. Ethernet Media Access Controller (EMAC) Registers (continued)

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|-----------------------------------|---|
| 0x01E2 3140 | RX0FREEBUFFER | Receive Channel 0 Free Buffer Count Register |
| 0x01E2 3144 | RX1FREEBUFFER | Receive Channel 1 Free Buffer Count Register |
| 0x01E2 3148 | RX2FREEBUFFER | Receive Channel 2 Free Buffer Count Register |
| 0x01E2 314C | RX3FREEBUFFER | Receive Channel 3 Free Buffer Count Register |
| 0x01E2 3150 | RX4FREEBUFFER | Receive Channel 4 Free Buffer Count Register |
| 0x01E2 3154 | RX5FREEBUFFER | Receive Channel 5 Free Buffer Count Register |
| 0x01E2 3158 | RX6FREEBUFFER | Receive Channel 6 Free Buffer Count Register |
| 0x01E2 315C | RX7FREEBUFFER | Receive Channel 7 Free Buffer Count Register |
| 0x01E2 3160 | MACCONTROL | MAC Control Register |
| 0x01E2 3164 | MACSTATUS | MAC Status Register |
| 0x01E2 3168 | EMCONTROL | Emulation Control Register |
| 0x01E2 316C | FIFOCONTROL | FIFO Control Register |
| 0x01E2 3170 | MACCONFIG | MAC Configuration Register |
| 0x01E2 3174 | SOFTRESET | Soft Reset Register |
| 0x01E2 31D0 | MACSRCADDRLO | MAC Source Address Low Bytes Register |
| 0x01E2 31D4 | MACSRCADDRHI | MAC Source Address High Bytes Register |
| 0x01E2 31D8 | MACHASH1 | MAC Hash Address Register 1 |
| 0x01E2 31DC | MACHASH2 | MAC Hash Address Register 2 |
| 0x01E2 31E0 | BOFFTEST | Back Off Test Register |
| 0x01E2 31E4 | TPACETEST | Transmit Pacing Algorithm Test Register |
| 0x01E2 31E8 | RXPAUSE | Receive Pause Timer Register |
| 0x01E2 31EC | TXPAUSE | Transmit Pause Timer Register |
| 0x01E2 3200 - 0x01E2 32FC | (see Table 5-37) | EMAC Statistics Registers |
| 0x01E2 3500 | MACADDRLO | MAC Address Low Bytes Register, Used in Receive Address Matching |
| 0x01E2 3504 | MACADDRHI | MAC Address High Bytes Register, Used in Receive Address Matching |
| 0x01E2 3508 | MACINDEX | MAC Index Register |
| 0x01E2 3600 | TX0HDP | Transmit Channel 0 DMA Head Descriptor Pointer Register |
| 0x01E2 3604 | TX1HDP | Transmit Channel 1 DMA Head Descriptor Pointer Register |
| 0x01E2 3608 | TX2HDP | Transmit Channel 2 DMA Head Descriptor Pointer Register |
| 0x01E2 360C | TX3HDP | Transmit Channel 3 DMA Head Descriptor Pointer Register |
| 0x01E2 3610 | TX4HDP | Transmit Channel 4 DMA Head Descriptor Pointer Register |
| 0x01E2 3614 | TX5HDP | Transmit Channel 5 DMA Head Descriptor Pointer Register |
| 0x01E2 3618 | TX6HDP | Transmit Channel 6 DMA Head Descriptor Pointer Register |
| 0x01E2 361C | TX7HDP | Transmit Channel 7 DMA Head Descriptor Pointer Register |
| 0x01E2 3620 | RX0HDP | Receive Channel 0 DMA Head Descriptor Pointer Register |
| 0x01E2 3624 | RX1HDP | Receive Channel 1 DMA Head Descriptor Pointer Register |
| 0x01E2 3628 | RX2HDP | Receive Channel 2 DMA Head Descriptor Pointer Register |
| 0x01E2 362C | RX3HDP | Receive Channel 3 DMA Head Descriptor Pointer Register |
| 0x01E2 3630 | RX4HDP | Receive Channel 4 DMA Head Descriptor Pointer Register |
| 0x01E2 3634 | RX5HDP | Receive Channel 5 DMA Head Descriptor Pointer Register |
| 0x01E2 3638 | RX6HDP | Receive Channel 6 DMA Head Descriptor Pointer Register |
| 0x01E2 363C | RX7HDP | Receive Channel 7 DMA Head Descriptor Pointer Register |
| 0x01E2 3640 | TX0CP | Transmit Channel 0 Completion Pointer Register |
| 0x01E2 3644 | TX1CP | Transmit Channel 1 Completion Pointer Register |
| 0x01E2 3648 | TX2CP | Transmit Channel 2 Completion Pointer Register |
| 0x01E2 364C | TX3CP | Transmit Channel 3 Completion Pointer Register |
| 0x01E2 3650 | TX4CP | Transmit Channel 4 Completion Pointer Register |

Table 5-36. Ethernet Media Access Controller (EMAC) Registers (continued)

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|--------------|---------|--|
| 0x01E2 3654 | TX5CP | Transmit Channel 5 Completion Pointer Register |
| 0x01E2 3658 | TX6CP | Transmit Channel 6 Completion Pointer Register |
| 0x01E2 365C | TX7CP | Transmit Channel 7 Completion Pointer Register |
| 0x01E2 3660 | RX0CP | Receive Channel 0 Completion Pointer Register |
| 0x01E2 3664 | RX1CP | Receive Channel 1 Completion Pointer Register |
| 0x01E2 3668 | RX2CP | Receive Channel 2 Completion Pointer Register |
| 0x01E2 366C | RX3CP | Receive Channel 3 Completion Pointer Register |
| 0x01E2 3670 | RX4CP | Receive Channel 4 Completion Pointer Register |
| 0x01E2 3674 | RX5CP | Receive Channel 5 Completion Pointer Register |
| 0x01E2 3678 | RX6CP | Receive Channel 6 Completion Pointer Register |
| 0x01E2 367C | RX7CP | Receive Channel 7 Completion Pointer Register |

Table 5-37. EMAC Statistics Registers

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|--------------|-------------------|--|
| 0x01E2 3200 | RXGOODFRAMES | Good Receive Frames Register |
| 0x01E2 3204 | RXBCASTFRAMES | Broadcast Receive Frames Register (Total number of good broadcast frames received) |
| 0x01E2 3208 | RXMCASTFRAMES | Multicast Receive Frames Register (Total number of good multicast frames received) |
| 0x01E2 320C | RXPAUSEFRAMES | Pause Receive Frames Register |
| 0x01E2 3210 | RXCRCERRORS | Receive CRC Errors Register (Total number of frames received with CRC errors) |
| 0x01E2 3214 | RXALIGNCODEERRORS | Receive Alignment/Code Errors Register (Total number of frames received with alignment/code errors) |
| 0x01E2 3218 | RXOVERSIZED | Receive Oversized Frames Register (Total number of oversized frames received) |
| 0x01E2 321C | RXJABBER | Receive Jabber Frames Register (Total number of jabber frames received) |
| 0x01E2 3220 | RXUNDERSIZED | Receive Undersized Frames Register (Total number of undersized frames received) |
| 0x01E2 3224 | RXFRAGMENTS | Receive Frame Fragments Register |
| 0x01E2 3228 | RXFILTERED | Filtered Receive Frames Register |
| 0x01E2 322C | RXQOSFILTERED | Received QOS Filtered Frames Register |
| 0x01E2 3230 | RXOCTETS | Receive Octet Frames Register (Total number of received bytes in good frames) |
| 0x01E2 3234 | TXGOODFRAMES | Good Transmit Frames Register (Total number of good frames transmitted) |
| 0x01E2 3238 | TXBCASTFRAMES | Broadcast Transmit Frames Register |
| 0x01E2 323C | TXMCASTFRAMES | Multicast Transmit Frames Register |
| 0x01E2 3240 | TXPAUSEFRAMES | Pause Transmit Frames Register |
| 0x01E2 3244 | TXDEFERRED | Deferred Transmit Frames Register |
| 0x01E2 3248 | TXCOLLISION | Transmit Collision Frames Register |
| 0x01E2 324C | TXSINGLECOLL | Transmit Single Collision Frames Register |
| 0x01E2 3250 | TXMULTICOLL | Transmit Multiple Collision Frames Register |
| 0x01E2 3254 | TXEXCESSIVECOLL | Transmit Excessive Collision Frames Register |
| 0x01E2 3258 | TXLATECOLL | Transmit Late Collision Frames Register |
| 0x01E2 325C | TXUNDERRUN | Transmit Underrun Error Register |
| 0x01E2 3260 | TXCARRIERSENSE | Transmit Carrier Sense Errors Register |
| 0x01E2 3264 | TXOCTETS | Transmit Octet Frames Register |

Table 5-37. EMAC Statistics Registers (continued)

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|--------------|---------------|--|
| 0x01E2 3268 | FRAME64 | Transmit and Receive 64 Octet Frames Register |
| 0x01E2 326C | FRAME65T127 | Transmit and Receive 65 to 127 Octet Frames Register |
| 0x01E2 3270 | FRAME128T255 | Transmit and Receive 128 to 255 Octet Frames Register |
| 0x01E2 3274 | FRAME256T511 | Transmit and Receive 256 to 511 Octet Frames Register |
| 0x01E2 3278 | FRAME512T1023 | Transmit and Receive 512 to 1023 Octet Frames Register |
| 0x01E2 327C | FRAME1024TUP | Transmit and Receive 1024 to 1518 Octet Frames Register |
| 0x01E2 3280 | NETOCTETS | Network Octet Frames Register |
| 0x01E2 3284 | RXSOFOVERRUNS | Receive FIFO or DMA Start of Frame Overruns Register |
| 0x01E2 3288 | RXMOFOVERRUNS | Receive FIFO or DMA Middle of Frame Overruns Register |
| 0x01E2 328C | RXDMAOVERRUNS | Receive DMA Start of Frame and Middle of Frame Overruns Register |

Table 5-38. EMAC Control Module Registers

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|--------------|----------------|---|
| 0x01E2 2000 | REV | EMAC Control Module Revision Register |
| 0x01E2 2004 | SOFTRESET | EMAC Control Module Software Reset Register |
| 0x01E2 200C | INTCONTROL | EMAC Control Module Interrupt Control Register |
| 0x01E2 2010 | C0RXTHRESHEN | EMAC Control Module Interrupt Core 0 Receive Threshold Interrupt Enable Register |
| 0x01E2 2014 | C0RXEN | EMAC Control Module Interrupt Core 0 Receive Interrupt Enable Register |
| 0x01E2 2018 | C0TXEN | EMAC Control Module Interrupt Core 0 Transmit Interrupt Enable Register |
| 0x01E2 201C | C0MISCEN | EMAC Control Module Interrupt Core 0 Miscellaneous Interrupt Enable Register |
| 0x01E2 2020 | C1RXTHRESHEN | EMAC Control Module Interrupt Core 1 Receive Threshold Interrupt Enable Register |
| 0x01E2 2024 | C1RXEN | EMAC Control Module Interrupt Core 1 Receive Interrupt Enable Register |
| 0x01E2 2028 | C1TXEN | EMAC Control Module Interrupt Core 1 Transmit Interrupt Enable Register |
| 0x01E2 202C | C1MISCEN | EMAC Control Module Interrupt Core 1 Miscellaneous Interrupt Enable Register |
| 0x01E2 2030 | C2RXTHRESHEN | EMAC Control Module Interrupt Core 2 Receive Threshold Interrupt Enable Register |
| 0x01E2 2034 | C2RXEN | EMAC Control Module Interrupt Core 2 Receive Interrupt Enable Register |
| 0x01E2 2038 | C2TXEN | EMAC Control Module Interrupt Core 2 Transmit Interrupt Enable Register |
| 0x01E2 203C | C2MISCEN | EMAC Control Module Interrupt Core 2 Miscellaneous Interrupt Enable Register |
| 0x01E2 2040 | C0RXTHRESHSTAT | EMAC Control Module Interrupt Core 0 Receive Threshold Interrupt Status Register |
| 0x01E2 2044 | C0RXSTAT | EMAC Control Module Interrupt Core 0 Receive Interrupt Status Register |
| 0x01E2 2048 | C0TXSTAT | EMAC Control Module Interrupt Core 0 Transmit Interrupt Status Register |
| 0x01E2 204C | C0MISCSTAT | EMAC Control Module Interrupt Core 0 Miscellaneous Interrupt Status Register |
| 0x01E2 2050 | C1RXTHRESHSTAT | EMAC Control Module Interrupt Core 1 Receive Threshold Interrupt Status Register |
| 0x01E2 2054 | C1RXSTAT | EMAC Control Module Interrupt Core 1 Receive Interrupt Status Register |
| 0x01E2 2058 | C1TXSTAT | EMAC Control Module Interrupt Core 1 Transmit Interrupt Status Register |
| 0x01E2 205C | C1MISCSTAT | EMAC Control Module Interrupt Core 1 Miscellaneous Interrupt Status Register |
| 0x01E2 2060 | C2RXTHRESHSTAT | EMAC Control Module Interrupt Core 2 Receive Threshold Interrupt Status Register |
| 0x01E2 2064 | C2RXSTAT | EMAC Control Module Interrupt Core 2 Receive Interrupt Status Register |
| 0x01E2 2068 | C2TXSTAT | EMAC Control Module Interrupt Core 2 Transmit Interrupt Status Register |
| 0x01E2 206C | C2MISCSTAT | EMAC Control Module Interrupt Core 2 Miscellaneous Interrupt Status Register |
| 0x01E2 2070 | C0RXIMAX | EMAC Control Module Interrupt Core 0 Receive Interrupts Per Millisecond Register |
| 0x01E2 2074 | C0TXIMAX | EMAC Control Module Interrupt Core 0 Transmit Interrupts Per Millisecond Register |
| 0x01E2 2078 | C1RXIMAX | EMAC Control Module Interrupt Core 1 Receive Interrupts Per Millisecond Register |
| 0x01E2 207C | C1TXIMAX | EMAC Control Module Interrupt Core 1 Transmit Interrupts Per Millisecond Register |
| 0x01E2 2080 | C2RXIMAX | EMAC Control Module Interrupt Core 2 Receive Interrupts Per Millisecond Register |
| 0x01E2 2084 | C2TXIMAX | EMAC Control Module Interrupt Core 2 Transmit Interrupts Per Millisecond Register |

Table 5-39. EMAC Control Module RAM

| BYTE ADDRESS | REGISTER DESCRIPTION |
|---------------------------|-------------------------------------|
| 0x01E2 0000 - 0x01E2 1FFF | EMAC Local Buffer Descriptor Memory |

Table 5-40. RMII Timing Requirements

| No. | PARAMETER | | MIN | TYP | MAX | UNIT |
|-----|-------------------|---|-----|-----|-----|------|
| 1 | tc(REFCLK) | Cycle Time, RMII_MHZ_50_CLK | | 20 | | ns |
| 2 | tw(REFCLKH) | Pulse Width, RMII_MHZ_50_CLK High | 7 | | 13 | ns |
| 3 | tw(REFCLKL) | Pulse Width, RMII_MHZ_50_CLK Low | 7 | | 13 | ns |
| 6 | tsu(RXD-REFCLK) | Input Setup Time, RXD Valid before RMII_MHZ_50_CLK High | 4 | | | ns |
| 7 | th(REFCLK-RXD) | Input Hold Time, RXD Valid after RMII_MHZ_50_CLK High | 2 | | | ns |
| 8 | tsu(CRSDV-REFCLK) | Input Setup Time, CRSDV Valid before RMII_MHZ_50_CLK High | 4 | | | ns |
| 9 | th(REFCLK-CRSDV) | Input Hold Time, CRSDV Valid after RMII_MHZ_50_CLK High | 2 | | | ns |
| 10 | tsu(RXER-REFCLK) | Input Setup Time, RXER Valid before RMII_MHZ_50_CLK High | 4 | | | ns |
| 11 | th(REFCLK-RXER) | Input Hold Time, RXER Valid after RMII_MHZ_50_CLK High | 2 | | | ns |

Note: Per the RMII industry specification, the RMII reference clock (RMII_MHZ_50_CLK) must have jitter tolerance of 50 ppm or less.

Table 5-41. RMII Switching Characteristics

| No. | PARAMETER | | MIN | TYP | MAX | UNIT |
|-----|-----------------|---|-----|-----|-----|------|
| 4 | td(REFCLK-TXD) | Output Delay Time, RMII_MHZ_50_CLK High to TXD Valid | 2.5 | | 13 | ns |
| 5 | td(REFCLK-TXEN) | Output Delay Time, RMII_MHZ_50_CLK High to TXEN Valid | 2.5 | | 13 | ns |




Figure 5-28. RMII Timing Diagram

ADVANCE INFORMATION

5.16 Management Data Input/Output (MDIO)

The Management Data Input/Output (MDIO) module continuously polls all 32 MDIO addresses in order to enumerate all PHY devices in the system.

The Management Data Input/Output (MDIO) module implements the 802.3 serial management interface to interrogate and control Ethernet PHY(s) using a shared two-wire bus. Host software uses the MDIO module to configure the auto-negotiation parameters of each PHY attached to the EMAC, retrieve the negotiation results, and configure required parameters in the EMAC module for correct operation. The module is designed to allow almost transparent operation of the MDIO interface, with very little maintenance from the core processor. Only one PHY may be connected at any given time.

For more detailed information on the MDIO peripheral, see the *OMAP-L137 Applications Processor DSP Peripherals Overview Reference Guide*. ([SPRUGA6](#)).

5.16.1 MDIO Registers

For a list of supported MDIO registers see [Table 5-42](#) [MDIO Registers].

Table 5-42. MDIO Register Memory Map

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|------------------|--|
| 0x01E2 4000 | REV | Revision Identification Register |
| 0x01E2 4004 | CONTROL | MDIO Control Register |
| 0x01E2 4008 | ALIVE | MDIO PHY Alive Status Register |
| 0x01E2 400C | LINK | MDIO PHY Link Status Register |
| 0x01E2 4010 | LINKINTRAW | MDIO Link Status Change Interrupt (Unmasked) Register |
| 0x01E2 4014 | LINKINTMASKED | MDIO Link Status Change Interrupt (Masked) Register |
| 0x01E2 4018 | – | Reserved |
| 0x01E2 4020 | USERINTRAW | MDIO User Command Complete Interrupt (Unmasked) Register |
| 0x01E2 4024 | USERINTMASKED | MDIO User Command Complete Interrupt (Masked) Register |
| 0x01E2 4028 | USERINTMASKSET | MDIO User Command Complete Interrupt Mask Set Register |
| 0x01E2 402C | USERINTMASKCLEAR | MDIO User Command Complete Interrupt Mask Clear Register |
| 0x01E2 4030 - 0x01E2 407C | – | Reserved |
| 0x01E2 4080 | USERACCESS0 | MDIO User Access Register 0 |
| 0x01E2 4084 | USERPHYSEL0 | MDIO User PHY Select Register 0 |
| 0x01E2 4088 | USERACCESS1 | MDIO User Access Register 1 |
| 0x01E2 408C | USERPHYSEL1 | MDIO User PHY Select Register 1 |
| 0x01E2 4090 - 0x01E2 47FF | – | Reserved |

5.16.2 Management Data Input/Output (MDIO) Electrical Data/Timing

Table 5-43. Timing Requirements for MDIO Input (see Figure 5-29 and Figure 5-30)

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|--|-----|-----|------|
| 1 | $t_{c(MDIO_CLK)}$ Cycle time, MDIO_CLK | 400 | | ns |
| 2 | $t_{w(MDIO_CLK)}$ Pulse duration, MDIO_CLK high/low | 180 | | ns |
| 3 | $t_t(MDIO_CLK)$ Transition time, MDIO_CLK | | 5 | ns |
| 4 | $t_{su(MDIO-MDIO_CLKH)}$ Setup time, MDIO_D data input valid before MDIO_CLK high | 10 | | ns |
| 5 | $t_h(MDIO_CLKH-MDIO)$ Hold time, MDIO_D data input valid after MDIO_CLK high | 0 | | ns |




Figure 5-29. MDIO Input Timing

Table 5-44. Switching Characteristics Over Recommended Operating Conditions for MDIO Output (see Figure 5-30)

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|---|-----|-----|------|
| 7 | $t_d(MDIO_CLKL-MDIO)$ Delay time, MDIO_CLK low to MDIO_D data output valid | 0 | 100 | ns |




Figure 5-30. MDIO Output Timing

ADVANCE INFORMATION

5.17 Multichannel Audio Serial Ports (McASP0, McASP1, and McASP2)

The McASP serial port is specifically designed for multichannel audio applications. Its key features are:

- Flexible clock and frame sync generation logic and on-chip dividers
- Up to sixteen transmit or receive data pins and serializers
- Large number of serial data format options, including:
 - TDM Frames with 2 to 32 time slots per frame (periodic) or 1 slot per frame (burst)
 - Time slots of 8,12,16, 20, 24, 28, and 32 bits
 - First bit delay 0, 1, or 2 clocks
 - MSB or LSB first bit order
 - Left- or right-aligned data words within time slots
- DIT Mode (optional) with 384-bit Channel Status and 384-bit User Data registers
- Extensive error checking and mute generation logic
- All unused pins GPIO-capable

Additionally, while the OMAP-L13x McASP modules are backward compatible with the McASP on previous devices; the OMAP-L13x McASP includes the following new features:

- Transmit & Receive FIFO Buffers for each McASP. Allows the McASP to operate at a higher sample rate by making it more tolerant to DMA latency.
- Dynamic Adjustment of Clock Dividers
 - Clock Divider Value may be changed without resetting the McASP

The three McASPs on the OMAP-L137 are configured with the following options:

Table 5-45. OMAP-L137 McASP Configurations⁽¹⁾

| Module | Serializers | AFIFO | DIT | OMAP-L137 Pins |
|--------|-------------|--------------------------|-----|--|
| McASP0 | 16 | 64 Word RX 64 Word TX | N | AXR0[15:0], AHCLKR0, ACLKR0, AFSR0, AHCLKX0, ACLKX0, AFSX0, AMUTE0 |
| McASP1 | 12 | 64 Word RX 64 Word TX | N | AXR1[11:10], AXR1[8:0], AHCLKR1, ACLKR1, AFSR1, AHCLKX1, ACLKX1, AFSX1, AMUTE1 |
| McASP2 | 4 | 16 Word RX 16 Word TX | Y | AXR2[3:0], AHCLKR2, ACLKR2, AFSR2, AHCLKX2, ACLKX2, AFSX2, AMUTE2 |

(1) Pins available are the maximum number of pins that may be configured for a particular McASP; not including pin multiplexing.




Figure 5-31. McASP Block Diagram

ADVANCE INFORMATION

5.17.1 McASP Peripheral Registers Description(s)

Registers for the McASP are summarized in [Table 5-46](#). The registers are accessed through the peripheral configuration port. The receive buffer registers (RBUF) and transmit buffer registers (XBUF) can also be accessed through the DMA port, as listed in [Table 5-47](#)

Registers for the McASP Audio FIFO (AFIFO) are summarized in [Table 5-48](#). Note that the AFIFO Write FIFO (WFIFO) and Read FIFO (RFIFO) have independent control and status registers. The AFIFO control registers are accessed through the peripheral configuration port.

Table 5-46. McASP Registers Accessed Through Peripheral Configuration Port

| McASP0 BYTE ADDRESS | McASP1 BYTE ADDRESS | McASP2 BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|---------------------------|---------------------------|-----------|--|
| 0x01D0 0000 | 0x01D0 4000 | 0x01D0 8000 | REV | Revision identification register |
| 0x01D0 0010 | 0x01D0 4010 | 0x01D0 8010 | PFUNC | Pin function register |
| 0x01D0 0014 | 0x01D0 4014 | 0x01D0 8014 | PDIR | Pin direction register |
| 0x01D0 0018 | 0x01D0 4018 | 0x01D0 8018 | PDOUT | Pin data output register |
| 0x01D0 001C | 0x01D0 401C | 0x01D0 801C | PDIN | Read returns: Pin data input register |
| 0x01D0 001C | 0x01D0 401C | 0x01D0 801C | PDSET | Writes affect: Pin data set register (alternate write address: PDOUT) |
| 0x01D0 0020 | 0x01D0 4020 | 0x01D0 8020 | PDCLR | Pin data clear register (alternate write address: PDOUT) |
| 0x01D0 0044 | 0x01D0 4044 | 0x01D0 8044 | GBLCTL | Global control register |
| 0x01D0 0048 | 0x01D0 4048 | 0x01D0 8048 | AMUTE | Audio mute control register |
| 0x01D0 004C | 0x01D0 404C | 0x01D0 804C | DLBCTL | Digital loopback control register |
| 0x01D0 0050 | 0x01D0 4050 | 0x01D0 8050 | DITCTL | DIT mode control register |
| 0x01D0 0060 | 0x01D0 4060 | 0x01D0 8060 | RGBLCTL | Receiver global control register: Alias of GBLCTL, only receive bits are affected - allows receiver to be reset independently from transmitter |
| 0x01D0 0064 | 0x01D0 4064 | 0x01D0 8064 | RMASK | Receive format unit bit mask register |
| 0x01D0 0068 | 0x01D0 4068 | 0x01D0 8068 | RFMT | Receive bit stream format register |
| 0x01D0 006C | 0x01D0 406C | 0x01D0 806C | AFSRCTL | Receive frame sync control register |
| 0x01D0 0070 | 0x01D0 4070 | 0x01D0 8070 | ACLKRCTL | Receive clock control register |
| 0x01D0 0074 | 0x01D0 4074 | 0x01D0 8074 | AHCLKRCTL | Receive high-frequency clock control register |
| 0x01D0 0078 | 0x01D0 4078 | 0x01D0 8078 | RTDM | Receive TDM time slot 0-31 register |
| 0x01D0 007C | 0x01D0 407C | 0x01D0 807C | RINTCTL | Receiver interrupt control register |
| 0x01D0 0080 | 0x01D0 4080 | 0x01D0 8080 | RSTAT | Receiver status register |
| 0x01D0 0084 | 0x01D0 4084 | 0x01D0 8084 | RSLOT | Current receive TDM time slot register |
| 0x01D0 0088 | 0x01D0 4088 | 0x01D0 8088 | RCLKCHK | Receive clock check control register |
| 0x01D0 008C | 0x01D0 408C | 0x01D0 808C | REVTCTL | Receiver DMA event control register |
| 0x01D0 00A0 | 0x01D0 40A0 | 0x01D0 80A0 | XGBLCTL | Transmitter global control register. Alias of GBLCTL, only transmit bits are affected - allows transmitter to be reset independently from receiver |
| 0x01D0 00A4 | 0x01D0 40A4 | 0x01D0 80A4 | XMASK | Transmit format unit bit mask register |
| 0x01D0 00A8 | 0x01D0 40A8 | 0x01D0 80A8 | XFMT | Transmit bit stream format register |
| 0x01D0 00AC | 0x01D0 40AC | 0x01D0 80AC | AFSXCTL | Transmit frame sync control register |
| 0x01D0 00B0 | 0x01D0 40B0 | 0x01D0 80B0 | ACLKXCTL | Transmit clock control register |
| 0x01D0 00B4 | 0x01D0 40B4 | 0x01D0 80B4 | AHCLKXCTL | Transmit high-frequency clock control register |
| 0x01D0 00B8 | 0x01D0 40B8 | 0x01D0 80B8 | XTDM | Transmit TDM time slot 0-31 register |
| 0x01D0 00BC | 0x01D0 40BC | 0x01D0 80BC | XINTCTL | Transmitter interrupt control register |
| 0x01D0 00C0 | 0x01D0 40C0 | 0x01D0 80C0 | XSTAT | Transmitter status register |
| 0x01D0 00C4 | 0x01D0 40C4 | 0x01D0 80C4 | XSLOT | Current transmit TDM time slot register |
| 0x01D0 00C8 | 0x01D0 40C8 | 0x01D0 80C8 | XCLKCHK | Transmit clock check control register |

Table 5-46. McASP Registers Accessed Through Peripheral Configuration Port (continued)

| McASP0 BYTE ADDRESS | McASP1 BYTE ADDRESS | McASP2 BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|---------------------------|---------------------------|----------------------|---|
| 0x01D0 00CC | 0x01D0 40CC | 0x01D0 80CC | XEVTCTL | Transmitter DMA event control register |
| 0x01D0 0100 | 0x01D0 4100 | 0x01D0 8100 | DITCSRA0 | Left (even TDM time slot) channel status register (DIT mode) 0 |
| 0x01D0 0104 | 0x01D0 4104 | 0x01D0 8104 | DITCSRA1 | Left (even TDM time slot) channel status register (DIT mode) 1 |
| 0x01D0 0108 | 0x01D0 4108 | 0x01D0 8108 | DITCSRA2 | Left (even TDM time slot) channel status register (DIT mode) 2 |
| 0x01D0 010C | 0x01D0 410C | 0x01D0 810C | DITCSRA3 | Left (even TDM time slot) channel status register (DIT mode) 3 |
| 0x01D0 0110 | 0x01D0 4110 | 0x01D0 8110 | DITCSRA4 | Left (even TDM time slot) channel status register (DIT mode) 4 |
| 0x01D0 0114 | 0x01D0 4114 | 0x01D0 8114 | DITCSRA5 | Left (even TDM time slot) channel status register (DIT mode) 5 |
| 0x01D0 0118 | 0x01D0 4118 | 0x01D0 8118 | DITCSRB0 | Right (odd TDM time slot) channel status register (DIT mode) 0 |
| 0x01D0 011C | 0x01D0 411C | 0x01D0 811C | DITCSRB1 | Right (odd TDM time slot) channel status register (DIT mode) 1 |
| 0x01D0 0120 | 0x01D0 4120 | 0x01D0 8120 | DITCSRB2 | Right (odd TDM time slot) channel status register (DIT mode) 2 |
| 0x01D0 0124 | 0x01D0 4124 | 0x01D0 8124 | DITCSRB3 | Right (odd TDM time slot) channel status register (DIT mode) 3 |
| 0x01D0 0128 | 0x01D0 4128 | 0x01D0 8128 | DITCSRB4 | Right (odd TDM time slot) channel status register (DIT mode) 4 |
| 0x01D0 012C | 0x01D0 412C | 0x01D0 812C | DITCSRB5 | Right (odd TDM time slot) channel status register (DIT mode) 5 |
| 0x01D0 0130 | 0x01D0 4130 | 0x01D0 8130 | DITUDRA0 | Left (even TDM time slot) channel user data register (DIT mode) 0 |
| 0x01D0 0134 | 0x01D0 4134 | 0x01D0 8134 | DITUDRA1 | Left (even TDM time slot) channel user data register (DIT mode) 1 |
| 0x01D0 0138 | 0x01D0 4138 | 0x01D0 8138 | DITUDRA2 | Left (even TDM time slot) channel user data register (DIT mode) 2 |
| 0x01D0 013C | 0x01D0 413C | 0x01D0 813C | DITUDRA3 | Left (even TDM time slot) channel user data register (DIT mode) 3 |
| 0x01D0 0140 | 0x01D0 4140 | 0x01D0 8140 | DITUDRA4 | Left (even TDM time slot) channel user data register (DIT mode) 4 |
| 0x01D0 0144 | 0x01D0 4144 | 0x01D0 8144 | DITUDRA5 | Left (even TDM time slot) channel user data register (DIT mode) 5 |
| 0x01D0 0148 | 0x01D0 4148 | 0x01D0 8148 | DITUDRB0 | Right (odd TDM time slot) channel user data register (DIT mode) 0 |
| 0x01D0 014C | 0x01D0 414C | 0x01D0 814C | DITUDRB1 | Right (odd TDM time slot) channel user data register (DIT mode) 1 |
| 0x01D0 0150 | 0x01D0 4150 | 0x01D0 8150 | DITUDRB2 | Right (odd TDM time slot) channel user data register (DIT mode) 2 |
| 0x01D0 0154 | 0x01D0 4154 | 0x01D0 8154 | DITUDRB3 | Right (odd TDM time slot) channel user data register (DIT mode) 3 |
| 0x01D0 0158 | 0x01D0 4158 | 0x01D0 8158 | DITUDRB4 | Right (odd TDM time slot) channel user data register (DIT mode) 4 |
| 0x01D0 015C | 0x01D0 415C | 0x01D0 815C | DITUDRB5 | Right (odd TDM time slot) channel user data register (DIT mode) 5 |
| 0x01D0 0180 | 0x01D0 4180 | 0x01D0 8180 | SRCTL0 | Serializer control register 0 |
| 0x01D0 0184 | 0x01D0 4184 | 0x01D0 8184 | SRCTL1 | Serializer control register 1 |
| 0x01D0 0188 | 0x01D0 4188 | 0x01D0 8188 | SRCTL2 | Serializer control register 2 |
| 0x01D0 018C | 0x01D0 418C | 0x01D0 818C | SRCTL3 | Serializer control register 3 |
| 0x01D0 0190 | 0x01D0 4190 | 0x01D0 8190 | SRCTL4 | Serializer control register 4 |
| 0x01D0 0194 | 0x01D0 4194 | 0x01D0 8194 | SRCTL5 | Serializer control register 5 |
| 0x01D0 0198 | 0x01D0 4198 | 0x01D0 8198 | SRCTL6 | Serializer control register 6 |
| 0x01D0 019C | 0x01D0 419C | 0x01D0 819C | SRCTL7 | Serializer control register 7 |
| 0x01D0 01A0 | 0x01D0 41A0 | 0x01D0 81A0 | SRCTL8 | Serializer control register 8 |
| 0x01D0 01A4 | 0x01D0 41A4 | 0x01D0 81A4 | SRCTL9 | Serializer control register 9 |
| 0x01D0 01A8 | 0x01D0 41A8 | 0x01D0 81A8 | SRCTL10 | Serializer control register 10 |
| 0x01D0 01AC | 0x01D0 41AC | 0x01D0 81AC | SRCTL11 | Serializer control register 11 |
| 0x01D0 01B0 | 0x01D0 41B0 | 0x01D0 81B0 | SRCTL12 | Serializer control register 12 |
| 0x01D0 01B4 | 0x01D0 41B4 | 0x01D0 81B4 | SRCTL13 | Serializer control register 13 |
| 0x01D0 01B8 | 0x01D0 41B8 | 0x01D0 81B8 | SRCTL14 | Serializer control register 14 |
| 0x01D0 01BC | 0x01D0 41BC | 0x01D0 81BC | SRCTL15 | Serializer control register 15 |
| 0x01D0 0200 | 0x01D0 4200 | 0x01D0 8200 | XBUF0 ⁽¹⁾ | Transmit buffer register for serializer 0 |
| 0x01D0 0204 | 0x01D0 4204 | 0x01D0 8204 | XBUF1 ⁽¹⁾ | Transmit buffer register for serializer 1 |
| 0x01D0 0208 | 0x01D0 4208 | 0x01D0 8208 | XBUF2 ⁽¹⁾ | Transmit buffer register for serializer 2 |
| 0x01D0 020C | 0x01D0 420C | 0x01D0 820C | XBUF3 ⁽¹⁾ | Transmit buffer register for serializer 3 |

(1) Writes to XBUF originate from peripheral configuration port only when XBUSEL = 1 in XFMT.

Table 5-46. McASP Registers Accessed Through Peripheral Configuration Port (continued)

| McASP0 BYTE ADDRESS | McASP1 BYTE ADDRESS | McASP2 BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|---------------------------|---------------------------|-----------------------|--|
| 0x01D0 0210 | 0x01D0 4210 | 0x01D0 8210 | XBUF4 ⁽¹⁾ | Transmit buffer register for serializer 4 |
| 0x01D0 0214 | 0x01D0 4214 | 0x01D0 8214 | XBUF5 ⁽¹⁾ | Transmit buffer register for serializer 5 |
| 0x01D0 0218 | 0x01D0 4218 | 0x01D0 8218 | XBUF6 ⁽¹⁾ | Transmit buffer register for serializer 6 |
| 0x01D0 021C | 0x01D0 421C | 0x01D0 821C | XBUF7 ⁽¹⁾ | Transmit buffer register for serializer 7 |
| 0x01D0 0220 | 0x01D0 4220 | 0x01D0 8220 | XBUF8 ⁽¹⁾ | Transmit buffer register for serializer 8 |
| 0x01D0 0224 | 0x01D0 4224 | 0x01D0 8224 | XBUF9 ⁽¹⁾ | Transmit buffer register for serializer 9 |
| 0x01D0 0228 | 0x01D0 4228 | 0x01D0 8228 | XBUF10 ⁽¹⁾ | Transmit buffer register for serializer 10 |
| 0x01D0 022C | 0x01D0 422C | 0x01D0 822C | XBUF11 ⁽¹⁾ | Transmit buffer register for serializer 11 |
| 0x01D0 0230 | 0x01D0 4230 | 0x01D0 8230 | XBUF12 ⁽¹⁾ | Transmit buffer register for serializer 12 |
| 0x01D0 0234 | 0x01D0 4234 | 0x01D0 8234 | XBUF13 ⁽¹⁾ | Transmit buffer register for serializer 13 |
| 0x01D0 0238 | 0x01D0 4238 | 0x01D0 8238 | XBUF14 ⁽¹⁾ | Transmit buffer register for serializer 14 |
| 0x01D0 023C | 0x01D0 423C | 0x01D0 823C | XBUF15 ⁽¹⁾ | Transmit buffer register for serializer 15 |
| 0x01D0 0280 | 0x01D0 4280 | 0x01D0 8280 | RBUF0 ⁽²⁾ | Receive buffer register for serializer 0 |
| 0x01D0 0284 | 0x01D0 4284 | 0x01D0 8284 | RBUF1 ⁽²⁾ | Receive buffer register for serializer 1 |
| 0x01D0 0288 | 0x01D0 4288 | 0x01D0 8288 | RBUF2 ⁽³⁾ | Receive buffer register for serializer 2 |
| 0x01D0 028C | 0x01D0 428C | 0x01D0 828C | RBUF3 ⁽³⁾ | Receive buffer register for serializer 3 |
| 0x01D0 0290 | 0x01D0 4290 | 0x01D0 8290 | RBUF4 ⁽³⁾ | Receive buffer register for serializer 4 |
| 0x01D0 0294 | 0x01D0 4294 | 0x01D0 8294 | RBUF5 ⁽³⁾ | Receive buffer register for serializer 5 |
| 0x01D0 0298 | 0x01D0 4298 | 0x01D0 8298 | RBUF6 ⁽³⁾ | Receive buffer register for serializer 6 |
| 0x01D0 029C | 0x01D0 429C | 0x01D0 829C | RBUF7 ⁽³⁾ | Receive buffer register for serializer 7 |
| 0x01D0 02A0 | 0x01D0 42A0 | 0x01D0 82A0 | RBUF8 ⁽³⁾ | Receive buffer register for serializer 8 |
| 0x01D0 02A4 | 0x01D0 42A4 | 0x01D0 82A4 | RBUF9 ⁽³⁾ | Receive buffer register for serializer 9 |
| 0x01D0 02A8 | 0x01D0 42A8 | 0x01D0 82A8 | RBUF10 ⁽³⁾ | Receive buffer register for serializer 10 |
| 0x01D0 02AC | 0x01D0 42AC | 0x01D0 82AC | RBUF11 ⁽³⁾ | Receive buffer register for serializer 11 |
| 0x01D0 02B0 | 0x01D0 42B0 | 0x01D0 82B0 | RBUF12 ⁽³⁾ | Receive buffer register for serializer 12 |
| 0x01D0 02B4 | 0x01D0 42B4 | 0x01D0 82B4 | RBUF13 ⁽³⁾ | Receive buffer register for serializer 13 |
| 0x01D0 02B8 | 0x01D0 42B8 | 0x01D0 82BB | RBUF14 ⁽³⁾ | Receive buffer register for serializer 14 |
| 0x01D0 02BC | 0x01D0 42BC | 0x01D0 82BC | RBUF15 ⁽³⁾ | Receive buffer register for serializer 15 |

(2) Reads from XRBUF originate on peripheral configuration port only when RBUSEL = 1 in RFMT.

(3) Reads from XRBUF originate on peripheral configuration port only when RBUSEL = 1 in RFMT.

Table 5-47. McASP Registers Accessed Through DMA Port

| Hex Address | Register Name | McASP0 BYTE ADDRESS | McASP1 BYTE ADDRESS | McASP2 BYTE ADDRESS | REGISTER DESCRIPTION |
|----------------|---------------|---------------------|---------------------|---------------------|---|
| Read Accesses | RBUF | 01D0 2000 | 01D0 6000 | 01D0 A000 | Receive buffer DMA port address. Cycles through receive serializers, skipping over transmit serializers and inactive serializers. Starts at the lowest serializer at the beginning of each time slot. Reads from DMA port only if XBUSEL = 0 in XFMT. |
| Write Accesses | XBUF | 01D0 2000 | 01D0 6000 | 01D0 A000 | Transmit buffer DMA port address. Cycles through transmit serializers, skipping over receive and inactive serializers. Starts at the lowest serializer at the beginning of each time slot. Writes to DMA port only if RBUSEL = 0 in RFMT. |

Table 5-48. McASP AFIFO Registers Accessed Through Peripheral Configuration Port

| McASP0 BYTE ADDRESS | McASP1 BYTE ADDRESS | McASP2 BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------|---------------------|---------------------|----------|--|
| 0x01D0 1000 | 0x01D0 5000 | 0x01D0 9000 | AFIFOREV | AFIFO revision identification register |
| 0x01D0 1010 | 0x01D0 5010 | 0x01D0 9010 | WFIFOCTL | Write FIFO control register |
| 0x01D0 1014 | 0x01D0 5014 | 0x01D0 9014 | WFIFOSTS | Write FIFO status register |
| 0x01D0 1018 | 0x01D0 5018 | 0x01D0 9018 | RFIFOCTL | Read FIFO control register |
| 0x01D0 101C | 0x01D0 501C | 0x01D0 901C | RFIFOSTS | Read FIFO status register |

5.17.2 McASP Electrical Data/Timing

5.17.2.1 Multichannel Audio Serial Port 0 (McASP0) Timing

Table 5-49 and Table 5-50 assume testing over recommended operating conditions (see Figure 5-32 and Figure 5-33).

Table 5-49. McASP0 Timing Requirements^{(1) (2)}

| No. | PARAMATER | | MIN | MAX | UNIT |
|-----|------------------------|--|---------------------|-----|------|
| 1 | $t_{c(AHCLKRX)}$ | Cycle time, AHCLKR0 external, AHCLKR0 input | 25 | | ns |
| | | Cycle time, AHCLKX0 external, AHCLKX0 input | 25 | | |
| 2 | $t_{w(AHCLKRX)}$ | Pulse duration, AHCLKR0 external, AHCLKR0 input | 12.5 | | ns |
| | | Pulse duration, AHCLKX0 external, AHCLKX0 input | 12.5 | | |
| 3 | $t_{c(ACLKRX)}$ | Cycle time, ACLKR0 external, ACLKR0 input | greater of 2P or 25 | | ns |
| | | Cycle time, ACLKX0 external, ACLKX0 input | greater of 2P or 25 | | |
| 4 | $t_{w(ACLKRX)}$ | Pulse duration, ACLKR0 external, ACLKR0 input | 12.5 | | ns |
| | | Pulse duration, ACLKX0 external, ACLKX0 input | 12.5 | | |
| 5 | $t_{su(AFSRX-ACLKRX)}$ | Setup time, AFSR0 input to ACLKR0 internal ⁽³⁾ | 9.4 | | ns |
| | | Setup time, AFSX0 input to ACLKX0 internal | 9.4 | | |
| | | Setup time, AFSR0 input to ACLKR0 external input ⁽³⁾ | 2.9 | | |
| | | Setup time, AFSX0 input to ACLKX0 external input | 2.9 | | |
| | | Setup time, AFSR0 input to ACLKR0 external output ⁽³⁾ | 2.9 | | |
| | | Setup time, AFSX0 input to ACLKX0 external output | 2.9 | | |
| 6 | $t_{h(ACLKRX-AFSRX)}$ | Hold time, AFSR0 input after ACLKR0 internal ⁽³⁾ | -1.2 | | ns |
| | | Hold time, AFSX0 input after ACLKX0 internal | -1.2 | | |
| | | Hold time, AFSR0 input after ACLKR0 external input ⁽³⁾ | 0.9 | | |
| | | Hold time, AFSX0 input after ACLKX0 external input | 0.9 | | |
| | | Hold time, AFSR0 input after ACLKR0 external output ⁽³⁾ | 0.9 | | |
| | | Hold time, AFSX0 input after ACLKX0 external output | 0.9 | | |
| 7 | $t_{su(AXR-ACLKRX)}$ | Setup time, AXR0[n] input to ACLKR0 internal ⁽³⁾ | 9.4 | | ns |
| | | Setup time, AXR0[n] input to ACLKX0 internal ⁽⁴⁾ | 9.4 | | |
| | | Setup time, AXR0[n] input to ACLKR0 external input ⁽³⁾ | 2.9 | | |
| | | Setup time, AXR0[n] input to ACLKX0 external input ⁽⁴⁾ | 2.9 | | |
| | | Setup time, AXR0[n] input to ACLKR0 external output ⁽³⁾ | 2.9 | | |
| | | Setup time, AXR0[n] input to ACLKX0 external output ⁽⁴⁾ | 2.9 | | |
| 8 | $t_{h(ACLKRX-AXR)}$ | Hold time, AXR0[n] input after ACLKR0 internal ⁽³⁾ | -1.3 | | ns |
| | | Hold time, AXR0[n] input after ACLKX0 internal ⁽⁴⁾ | -1.3 | | |
| | | Hold time, AXR0[n] input after ACLKR0 external input ⁽³⁾ | 0.5 | | |
| | | Hold time, AXR0[n] input after ACLKX0 external input ⁽⁴⁾ | 0.5 | | |
| | | Hold time, AXR0[n] input after ACLKR0 external output ⁽³⁾ | 0.5 | | |
| | | Hold time, AXR0[n] input after ACLKX0 external output ⁽⁴⁾ | 0.5 | | |

- (1) ACLKX0 internal – McASP0 ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1
 ACLKX0 external input – McASP0 ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0
 ACLKX0 external output – McASP0 ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1
 ACLKR0 internal – McASP0 ACLKRCTL.CLKRM = 1, PDIR.ACLKR = 1
 ACLKR0 external input – McASP0 ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0
 ACLKR0 external output – McASP0 ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 1
- (2) P = SYSCLK2 period
- (3) McASP0 ACLKXCTL.ASYNC=1: Receiver is clocked by its own ACLKR0
- (4) McASP0 ACLKXCTL.ASYNC=0: Receiver is clocked by transmitter's ACLKX0

ADVANCE INFORMATION

Table 5-50. McASP0 Switching Characteristics⁽¹⁾

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|------------------------|--|-----|------------------------------------|
| 9 | $t_{c(AHCLKRX)}$ | Cycle time, AHCLKR0 internal, AHCLKR0 output | | 25 |
| | | Cycle time, AHCLKR0 external, AHCLKR0 output | | 25 |
| | | Cycle time, AHCLKX0 internal, AHCLKX0 output | | 25 |
| | | Cycle time, AHCLKX0 external, AHCLKX0 output | | 25 |
| 10 | $t_{w(AHCLKRX)}$ | Pulse duration, AHCLKR0 internal, AHCLKR0 output | | $(AHR/2) - 2.5^{(2)}$ |
| | | Pulse duration, AHCLKR0 external, AHCLKR0 output | | $(AHR/2) - 2.5^{(2)}$ |
| | | Pulse duration, AHCLKX0 internal, AHCLKX0 output | | $(AHX/2) - 2.5^{(3)}$ |
| | | Pulse duration, AHCLKX0 external, AHCLKX0 output | | $(AHX/2) - 2.5^{(3)}$ |
| 11 | $t_{c(ACLKRX)}$ | Cycle time, ACLKR0 internal, ACLKR0 output | | greater of 2P or 25 ⁽⁴⁾ |
| | | Cycle time, ACLKR0 external, ACLKR0 output | | greater of 2P or 25 ⁽⁴⁾ |
| | | Cycle time, ACLKX0 internal, ACLKX0 output | | greater of 2P or 25 ⁽⁴⁾ |
| | | Cycle time, ACLKX0 external, ACLKX0 output | | greater of 2P or 25 ⁽⁴⁾ |
| 12 | $t_{w(ACLKRX)}$ | Pulse duration, ACLKR0 internal, ACLKR0 output | | $(AR/2) - 2.5^{(5)}$ |
| | | Pulse duration, ACLKR0 external, ACLKR0 output | | $(AR/2) - 2.5^{(5)}$ |
| | | Pulse duration, ACLKX0 internal, ACLKX0 output | | $(AX/2) - 2.5^{(6)}$ |
| | | Pulse duration, ACLKX0 external, ACLKX0 output | | $(AX/2) - 2.5^{(6)}$ |
| 13 | $t_{d(ACLKRX-AFSRX)}$ | Delay time, ACLKR0 internal, AFSR output ⁽⁷⁾ | | 0 5.8 |
| | | Delay time, ACLKX0 internal, AFSX output | | 0 5.8 |
| | | Delay time, ACLKR0 external input, AFSR output ⁽⁷⁾ | | 2.5 11.6 |
| | | Delay time, ACLKX0 external input, AFSX output | | 2.5 11.6 |
| | | Delay time, ACLKR0 external output, AFSR output ⁽⁷⁾ | | 2.5 11.6 |
| | | Delay time, ACLKX0 external output, AFSX output | | 2.5 11.6 |
| 14 | $t_{d(ACLKX-AXRV)}$ | Delay time, ACLKX0 internal, AXR0[n] output | | 0 5.8 |
| | | Delay time, ACLKX0 external input, AXR0[n] output | | 2.5 11.6 |
| | | Delay time, ACLKX0 external output, AXR0[n] output | | 2.5 11.6 |
| 15 | $t_{dis(ACLKX-AXRHZ)}$ | Disable time, ACLKX0 internal, AXR0[n] output | | 0 5.8 |
| | | Disable time, ACLKX0 external input, AXR0[n] output | | 3 11.6 |
| | | Disable time, ACLKX0 external output, AXR0[n] output | | 3 11.6 |

- (1) McASP0 ACLKX0 internal – ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1
ACLKX0 external input – McASP0 ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0
ACLKX0 external output – McASP0ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1
ACLKR0 internal – McASP0 ACLKR0CTL.CLKRM = 1, PDIR.ACLKR = 1
ACLKR0 external input – McASP0 ACLKR0CTL.CLKRM = 0, PDIR.ACLKR = 0
ACLKR0 external output – McASP0 ACLKR0CTL.CLKRM = 0, PDIR.ACLKR = 1

(2) AHR - Cycle time, AHCLKR0.

(3) AHX - Cycle time, AHCLKX0.

(4) P = SYSCLK2 period

(5) AR - ACLKR0 period.

(6) AX - ACLKX0 period.

(7) McASP0 ACLKXCTL.ASYNC=1: Receiver is clocked by its own ACLKR0

ADVANCE INFORMATION

5.17.2.2 Multichannel Audio Serial Port 1 (McASP1) Timing

Table 5-51 and Table 5-52 assume testing over recommended operating conditions (see Figure 5-32 and Figure 5-33).

Table 5-51. McASP1 Timing Requirements^{(1) (2)}

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|------------------------|--|---------------------|------|
| 1 | $t_{c(AHCLKRX)}$ | Cycle time, AHCLKR1 external, AHCLKR1 input | 25 | ns |
| | | Cycle time, AHCLKX1 external, AHCLKX1 input | 25 | |
| 2 | $t_{w(AHCLKRX)}$ | Pulse duration, AHCLKR1 external, AHCLKR1 input | 12.5 | ns |
| | | Pulse duration, AHCLKX1 external, AHCLKX1 input | 12.5 | |
| 3 | $t_{c(ACLKRX)}$ | Cycle time, ACLKR1 external, ACLKR1 input | greater of 2P or 25 | ns |
| | | Cycle time, ACLKX1 external, ACLKX1 input | greater of 2P or 25 | |
| 4 | $t_{w(ACLKRX)}$ | Pulse duration, ACLKR1 external, ACLKR1 input | 12.5 | ns |
| | | Pulse duration, ACLKX1 external, ACLKX1 input | 12.5 | |
| 5 | $t_{su(AFSRX-ACLKRX)}$ | Setup time, AFSR1 input to ACLKR1 internal ⁽³⁾ | 10.4 | ns |
| | | Setup time, AFSX1 input to ACLKX1 internal | 10.4 | |
| | | Setup time, AFSR1 input to ACLKR1 external input ⁽³⁾ | 2.6 | |
| | | Setup time, AFSX1 input to ACLKX1 external input | 2.6 | |
| | | Setup time, AFSR1 input to ACLKR1 external output ⁽³⁾ | 2.6 | |
| | | Setup time, AFSX1 input to ACLKX1 external output | 2.6 | |
| 6 | $t_{h(ACLKRX-AFSRX)}$ | Hold time, AFSR1 input after ACLKR1 internal ⁽³⁾ | -1.9 | ns |
| | | Hold time, AFSX1 input after ACLKX1 internal | -1.9 | |
| | | Hold time, AFSR1 input after ACLKR1 external input ⁽³⁾ | 0.7 | |
| | | Hold time, AFSX1 input after ACLKX1 external input | 0.7 | |
| | | Hold time, AFSR1 input after ACLKR1 external output ⁽³⁾ | 0.7 | |
| | | Hold time, AFSX1 input after ACLKX1 external output | 0.7 | |
| 7 | $t_{su(AXR-ACLKRX)}$ | Setup time, AXR1[n] input to ACLKR1 internal ⁽³⁾ | 10.4 | ns |
| | | Setup time, AXR1[n] input to ACLKX1 internal ⁽⁴⁾ | 10.4 | |
| | | Setup time, AXR1[n] input to ACLKR1 external input ⁽³⁾ | 2.6 | |
| | | Setup time, AXR1[n] input to ACLKX1 external input ⁽⁴⁾ | 2.6 | |
| | | Setup time, AXR1[n] input to ACLKR1 external output ⁽³⁾ | 2.6 | |
| | | Setup time, AXR1[n] input to ACLKX1 external output ⁽⁴⁾ | 2.6 | |
| 8 | $t_{h(ACLKRX-AXR)}$ | Hold time, AXR1[n] input after ACLKR1 internal ⁽³⁾ | -1.8 | ns |
| | | Hold time, AXR1[n] input after ACLKX1 internal ⁽⁴⁾ | -1.8 | |
| | | Hold time, AXR1[n] input after ACLKR1 external input ⁽³⁾ | 0.5 | |
| | | Hold time, AXR1[n] input after ACLKX1 external input ⁽⁴⁾ | 0.5 | |
| | | Hold time, AXR1[n] input after ACLKR1 external output ⁽³⁾ | 0.5 | |
| | | Hold time, AXR1[n] input after ACLKX1 external output ⁽⁴⁾ | 0.5 | |

- (1) ACLKX1 internal – McASP1 ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1
 ACLKX1 external input – McASP1 ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0
 ACLKX1 external output – McASP1 ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1
 ACLKR1 internal – McASP1 ACLKRCTL.CLKRM = 1, PDIR.ACLKR = 1
 ACLKR1 external input – McASP1 ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0
 ACLKR1 external output – McASP1 ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 1
- (2) P = SYSCLK2 period
- (3) McASP1 ACLKXCTL.ASYNC=1: Receiver is clocked by its own ACLKR1
- (4) McASP1 ACLKXCTL.ASYNC=0: Receiver is clocked by transmitter's ACLKX1

ADVANCE INFORMATION

Table 5-52. McASP1 Switching Characteristics⁽¹⁾

| NO. | PARAMETER | | MIN | MAX | UNIT |
|-----|------------------------|--|------------------------------------|------|------|
| 9 | $t_{c(AHCLKRX)}$ | Cycle time, AHCLKR1 internal, AHCLKR1 output | 25 | | ns |
| | | Cycle time, AHCLKR1 external, AHCLKR1 output | 25 | | |
| | | Cycle time, AHCLKX1 internal, AHCLKX1 output | 25 | | |
| | | Cycle time, AHCLKX1 external, AHCLKX1 output | 25 | | |
| 10 | $t_{w(AHCLKRX)}$ | Pulse duration, AHCLKR1 internal, AHCLKR1 output | $(AHR/2) - 2.5^{(2)}$ | | ns |
| | | Pulse duration, AHCLKR1 external, AHCLKR1 output | $(AHR/2) - 2.5^{(2)}$ | | |
| | | Pulse duration, AHCLKX1 internal, AHCLKX1 output | $(AHX/2) - 2.5^{(3)}$ | | |
| | | Pulse duration, AHCLKX1 external, AHCLKX1 output | $(AHX/2) - 2.5^{(3)}$ | | |
| 11 | $t_{c(ACLKRX)}$ | Cycle time, ACLKR1 internal, ACLKR1 output | greater of 2P or 25 ⁽⁴⁾ | | ns |
| | | Cycle time, ACLKR1 external, ACLKR1 output | greater of 2P or 25 ⁽⁴⁾ | | |
| | | Cycle time, ACLKX1 internal, ACLKX1 output | greater of 2P or 25 ⁽⁴⁾ | | |
| | | Cycle time, ACLKX1 external, ACLKX1 output | greater of 2P or 25 ⁽⁴⁾ | | |
| 12 | $t_{w(ACLKRX)}$ | Pulse duration, ACLKR1 internal, ACLKR1 output | $(AR/2) - 2.5^{(5)}$ | | ns |
| | | Pulse duration, ACLKR1 external, ACLKR1 output | $(AR/2) - 2.5^{(5)}$ | | |
| | | Pulse duration, ACLKX1 internal, ACLKX1 output | $(AX/2) - 2.5^{(6)}$ | | |
| | | Pulse duration, ACLKX1 external, ACLKX1 output | $(AX/2) - 2.5^{(6)}$ | | |
| 13 | $t_{d(ACLKRX-AFSRX)}$ | Delay time, ACLKR1 internal, AFSR output ⁽⁷⁾ | 0.5 | 6.7 | ns |
| | | Delay time, ACLKX1 internal, AFSX output | 0.5 | 6.7 | |
| | | Delay time, ACLKR1 external input, AFSR output ⁽⁷⁾ | 3.4 | 13.8 | |
| | | Delay time, ACLKX1 external input, AFSX output | 3.4 | 13.8 | |
| | | Delay time, ACLKR1 external output, AFSR output ⁽⁷⁾ | 3.4 | 13.8 | |
| | | Delay time, ACLKX1 external output, AFSX output | 3.4 | 13.8 | |
| 14 | $t_{d(ACLKX-AXRV)}$ | Delay time, ACLKX1 internal, AXR1[n] output | 0.5 | 6.7 | ns |
| | | Delay time, ACLKX1 external input, AXR1[n] output | 3.4 | 13.8 | |
| | | Delay time, ACLKX1 external output, AXR1[n] output | 3.4 | 13.8 | |
| 15 | $t_{dis(ACLKX-AXRHZ)}$ | Disable time, ACLKX1 internal, AXR1[n] output | 0.5 | 6.7 | ns |
| | | Disable time, ACLKX1 external input, AXR1[n] output | 3.9 | 13.8 | |
| | | Disable time, ACLKX1 external output, AXR1[n] output | 3.9 | 13.8 | |

- (1) McASP1 ACLKX1 internal – ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1
McASP1 ACLKX1 external input – ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0
McASP1 ACLKX1 external output – ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1
McASP1 ACLKR1 internal – ACLKR1CTL.CLKRM = 1, PDIR.ACLKR = 1
McASP1 ACLKR1 external input – ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0
McASP1 ACLKR1 external output – ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 1

(2) AHR - Cycle time, AHCLKR1.

(3) AHX - Cycle time, AHCLKX1.

(4) P = SYSCLK2 period

(5) AR - ACLKR1 period.

(6) AX - ACLKX1 period.

(7) McASP1 ACLKXCTL.ASYNC=1: Receiver is clocked by its own ACLKR1

ADVANCE INFORMATION

5.17.2.3 Multichannel Audio Serial Port 2 (McASP2) Timing

Table 5-53 and Table 5-54 assume testing over recommended operating conditions (see Figure 5-32 and Figure 5-33).

Table 5-53. McASP2 Timing Requirements^{(1) (2)}

| NO. | | | MIN | MAX | UNIT |
|-----|------------------------|--|---------------------|------|------|
| 1 | $t_{c(AHCLKRX)}$ | Cycle time, AHCLKR2 external, AHCLKR2 input | | 15 | ns |
| | | Cycle time, AHCLKX2 external, AHCLKX2 input | | 15 | |
| 2 | $t_{w(AHCLKRX)}$ | Pulse duration, AHCLKR2 external, AHCLKR2 input | | 7.5 | ns |
| | | Pulse duration, AHCLKX2 external, AHCLKX2 input | | 7.5 | |
| 3 | $t_{c(ACLKRX)}$ | Cycle time, ACLKR2 external, ACLKR2 input | greater of 2P or 15 | | ns |
| | | Cycle time, ACLKX2 external, ACLKX2 input | greater of 2P or 15 | | |
| 4 | $t_{w(ACLKRX)}$ | Pulse duration, ACLKR2 external, ACLKR2 input | | 7.5 | ns |
| | | Pulse duration, ACLKX2 external, ACLKX2 input | | 7.5 | |
| 5 | $t_{su(AFSRX-ACLKRX)}$ | Setup time, AFSR2 input to ACLKR2 internal ⁽³⁾ | | 10 | ns |
| | | Setup time, AFSX2 input to ACLKX2 internal | | 10 | |
| | | Setup time, AFSR2 input to ACLKR2 external input ⁽³⁾ | | 1.6 | |
| | | Setup time, AFSX2 input to ACLKX2 external input | | 1.6 | |
| | | Setup time, AFSR2 input to ACLKR2 external output ⁽³⁾ | | 1.6 | |
| | | Setup time, AFSX2 input to ACLKX2 external output | | 1.6 | |
| 6 | $t_{h(ACLKRX-AFSRX)}$ | Hold time, AFSR2 input after ACLKR2 internal ⁽³⁾ | | -1.7 | ns |
| | | Hold time, AFSX2 input after ACLKX2 internal | | -1.7 | |
| | | Hold time, AFSR2 input after ACLKR2 external input ⁽³⁾ | | 1.3 | |
| | | Hold time, AFSX2 input after ACLKX2 external input | | 1.3 | |
| | | Hold time, AFSR2 input after ACLKR2 external output ⁽³⁾ | | 1.3 | |
| | | Hold time, AFSX2 input after ACLKX2 external output | | 1.3 | |
| 7 | $t_{su(AXR-ACLKRX)}$ | Setup time, AXR2[n] input to ACLKR2 internal ⁽³⁾ | | 10 | ns |
| | | Setup time, AXR2[n] input to ACLKX2 internal ⁽⁴⁾ | | 10 | |
| | | Setup time, AXR2[n] input to ACLKR2 external input ⁽³⁾ | | 1.6 | |
| | | Setup time, AXR2[n] input to ACLKX2 external input ⁽⁴⁾ | | 1.6 | |
| | | Setup time, AXR2[n] input to ACLKR2 external output ⁽³⁾ | | 1.6 | |
| | | Setup time, AXR2[n] input to ACLKX2 external output ⁽⁴⁾ | | 1.6 | |
| 8 | $t_{h(ACLKRX-AXR)}$ | Hold time, AXR2[n] input after ACLKR2 internal ⁽³⁾ | | -1.7 | ns |
| | | Hold time, AXR2[n] input after ACLKX2 internal ⁽⁴⁾ | | -1.7 | |
| | | Hold time, AXR2[n] input after ACLKR2 external input ⁽³⁾ | | 1.3 | |
| | | Hold time, AXR2[n] input after ACLKX2 external input ⁽⁴⁾ | | 1.3 | |
| | | Hold time, AXR2[n] input after ACLKR2 external output ⁽³⁾ | | 1.3 | |
| | | Hold time, AXR2[n] input after ACLKX2 external output ⁽⁴⁾ | | 1.3 | |

- (1) ACLKX2 internal – McASP2 ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1
 ACLKX2 external input – McASP2 ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0
 ACLKX2 external output – McASP2 ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1
 ACLKR2 internal – McASP2 ACLKRCTL.CLKRM = 1, PDIR.ACLKR = 1
 ACLKR2 external input – McASP2 ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0
 ACLKR2 external output – McASP2 ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 1
- (2) P = SYSCLK2 period
- (3) McASP2 ACLKXCTL.ASYNC=1: Receiver is clocked by its own ACLKR2
- (4) McASP2 ACLKXCTL.ASYNC=0: Receiver is clocked by transmitter's ACLKX2

ADVANCE INFORMATION

Table 5-54. McASP2 Switching Characteristics⁽¹⁾

| NO. | PARAMETER | MIN | MAX | UNIT | |
|-----|------------------------|--|------------------------------------|------|----|
| 9 | $t_{c(AHCLKRX)}$ | Cycle time, AHCLKR2 internal, AHCLKR2 output | 15 | ns | |
| | | Cycle time, AHCLKR2 external, AHCLKR2 output | 15 | | |
| | | Cycle time, AHCLKX2 internal, AHCLKX2 output | 15 | | |
| | | Cycle time, AHCLKX2 external, AHCLKX2 output | 15 | | |
| 10 | $t_{w(AHCLKRX)}$ | Pulse duration, AHCLKR2 internal, AHCLKR2 output | $(AHR/2) - 2.5^{(2)}$ | ns | |
| | | Pulse duration, AHCLKR2 external, AHCLKR2 output | $(AHR/2) - 2.5^{(2)}$ | | |
| | | Pulse duration, AHCLKX2 internal, AHCLKX2 output | $(AHX/2) - 2.5^{(3)}$ | | |
| | | Pulse duration, AHCLKX2 external, AHCLKX2 output | $(AHX/2) - 2.5^{(3)}$ | | |
| 11 | $t_{c(ACLKRX)}$ | Cycle time, ACLKR2 internal, ACLKR2 output | greater of 2P or 15 ⁽⁴⁾ | ns | |
| | | Cycle time, ACLKR2 external, ACLKR2 output | greater of 2P or 15 ⁽⁴⁾ | | |
| | | Cycle time, ACLKX2 internal, ACLKX2 output | greater of 2P or 15 ⁽⁴⁾ | | |
| | | Cycle time, ACLKX2 external, ACLKX2 output | greater of 2P or 15 ⁽⁴⁾ | | |
| 12 | $t_{w(ACLKRX)}$ | Pulse duration, ACLKR2 internal, ACLKR2 output | $(AR/2) - 2.5^{(5)}$ | ns | |
| | | Pulse duration, ACLKR2 external, ACLKR2 output | $(AR/2) - 2.5^{(5)}$ | | |
| | | Pulse duration, ACLKX2 internal, ACLKX2 output | $(AX/2) - 2.5^{(6)}$ | | |
| | | Pulse duration, ACLKX2 external, ACLKX2 output | $(AX/2) - 2.5^{(6)}$ | | |
| 13 | $t_{d(ACLKRX-AFSRX)}$ | Delay time, ACLKR2 internal, AFSR output ⁽⁷⁾ | -1.4 | 2.8 | ns |
| | | Delay time, ACLKX2 internal, AFSX output | -1.4 | 2.8 | |
| | | Delay time, ACLKR2 external input, AFSR output ⁽⁷⁾ | 2.1 | 10 | |
| | | Delay time, ACLKX2 external input, AFSX output | 2.1 | 10 | |
| | | Delay time, ACLKR2 external output, AFSR output ⁽⁷⁾ | 2.1 | 10 | |
| | | Delay time, ACLKX2 external output, AFSX output | 2.1 | 10 | |
| 14 | $t_{d(ACLKX-AXRV)}$ | Delay time, ACLKX2 internal, AXR2[n] output | -1.4 | 2.8 | ns |
| | | Delay time, ACLKX2 external input, AXR2[n] output | 2.1 | 10 | |
| | | Delay time, ACLKX2 external output, AXR2[n] output | 2.1 | 10 | |
| 15 | $t_{dis(ACLKX-AXRHZ)}$ | Disable time, ACLKX2 internal, AXR2[n] output | -1.4 | 2.8 | ns |
| | | Disable time, ACLKX2 external input, AXR2[n] output | 2.9 | 10 | |
| | | Disable time, ACLKX2 external output, AXR2[n] output | 2.9 | 10 | |

- (1) McASP2 ACLKX2 internal – ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1
McASP2 ACLKX2 external input – ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0
McASP2 ACLKX2 external output – ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1
McASP2 ACLKR2 internal – ACLKR2CTL.CLKRM = 1, PDIR.ACLKR = 1
McASP2 ACLKR2 external input – ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0
McASP2 ACLKR2 external output – ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 1

(2) AHR - Cycle time, AHCLKR2.

(3) AHX - Cycle time, AHCLKX2.


(4) P = SYSCLK2 period

(5) AR - ACLKR2 period.

(6) AX - ACLKX2 period.

(7) McASP2 ACLKXCTL.ASYNC=1: Receiver is clocked by its own ACLKR2


ADVANCE INFORMATION



- A. For CLKRP = CLKXP = 0, the McASP transmitter is configured for rising edge (to shift data out) and the McASP receiver is configured for falling edge (to shift data in).
- B. For CLKRP = CLKXP = 1, the McASP transmitter is configured for falling edge (to shift data out) and the McASP receiver is configured for rising edge (to shift data in).

Figure 5-32. McASP Input Timings

ADVANCE INFORMATION



- A. For CLKRP = CLKXP = 1, the McASP transmitter is configured for falling edge (to shift data out) and the McASP receiver is configured for rising edge (to shift data in).
- B. For CLKRP = CLKXP = 0, the McASP transmitter is configured for rising edge (to shift data out) and the McASP receiver is configured for falling edge (to shift data in).

Figure 5-33. McASP Output Timings

5.18 Serial Peripheral Interface Ports (SPI0, SPI1)

Figure 5-34 is a block diagram of the SPI module, which is a simple shift register and buffer plus control logic. Data is written to the shift register before transmission occurs and is read from the buffer at the end of transmission. The SPI can operate either as a master, in which case, it initiates a transfer and drives the SPIx_CLK pin, or as a slave. Four clock phase and polarity options are supported as well as many data formatting options.




Figure 5-34. Block Diagram of SPI Module

The SPI supports 3-, 4-, and 5-pin operation with three basic pins (SPIx_CLK, SPIx_SIMO, and SPIx_SOMI) and two optional pins (SPIx_SCS, SPIx_ENA).

The optional $\overline{\text{SPIx_SCS}}$ (Slave Chip Select) pin is most useful to enable in slave mode when there are other slave devices on the same SPI port. The OMAP-L137 will only shift data and drive the SPIx_SOMI pin when $\overline{\text{SPIx_SCS}}$ is held low.

In slave mode, $\overline{\text{SPIx_ENA}}$ is an optional output. The $\overline{\text{SPIx_ENA}}$ output provides the status of the internal transmit buffer (SPIDAT0/1 registers). In four-pin mode with the enable option, $\overline{\text{SPIx_ENA}}$ is asserted only when the transmit buffer is full, indicating that the slave is ready to begin another transfer. In five-pin mode, the $\overline{\text{SPIx_ENA}}$ is additionally qualified by $\overline{\text{SPIx_SCS}}$ being asserted. This allows a single handshake line to be shared by multiple slaves on the same SPI bus.

In master mode, the $\overline{\text{SPIx_ENA}}$ pin is an optional input and the master can be configured to delay the start of the next transfer until the slave asserts $\overline{\text{SPIx_ENA}}$. The addition of this handshake signal simplifies SPI communications and, on average, increases SPI bus throughput since the master does not need to delay each transfer long enough to allow for the worst-case latency of the slave device. Instead, each transfer can begin as soon as both the master and slave have actually serviced the previous SPI transfer.

Although the SPI module supports two interrupt outputs, SPIx_INT1 is the only interrupt connected on this device.




Figure 5-35. Illustration of SPI Master-to-SPI Slave Connection

ADVANCE INFORMATION

5.18.1 SPI Peripheral Registers Description(s)

Table 5-55 is a list of the SPI registers.

Table 5-55. SPIx Configuration Registers

| SPI0 BYTE ADDRESS | SPI1 BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|----------------------|----------------------|----------|--|
| 0x01C4 1000 | 0x01E1 2000 | SPIGCR0 | Global Control Register 0 |
| 0x01C4 1004 | 0x01E1 2004 | SPIGCR1 | Global Control Register 1 |
| 0x01C4 1008 | 0x01E1 2008 | SPIINT0 | Interrupt Register |
| 0x01C4 100C | 0x01E1 200C | SPIVLV | Interrupt Level Register |
| 0x01C4 1010 | 0x01E1 2010 | SPIFLG | Flag Register |
| 0x01C4 1014 | 0x01E1 2014 | SPIPC0 | Pin Control Register 0 (Pin Function) |
| 0x01C4 1018 | 0x01E1 2018 | SPIPC1 | Pin Control Register 1 (Pin Direction) |
| 0x01C4 101C | 0x01E1 201C | SPIPC2 | Pin Control Register 2 (Pin Data In) |
| 0x01C4 1020 | 0x01E1 2020 | SPIPC3 | Pin Control Register 3 (Pin Data Out) |
| 0x01C4 1024 | 0x01E1 2024 | SPIPC4 | Pin Control Register 4 (Pin Data Set) |
| 0x01C4 1028 | 0x01E1 2028 | SPIPC5 | Pin Control Register 5 (Pin Data Clear) |
| 0x01C4 102C | 0x01E1 202C | Reserved | Reserved - Do not write to this register |
| 0x01C4 1030 | 0x01E1 2030 | Reserved | Reserved - Do not write to this register |
| 0x01C4 1034 | 0x01E1 2034 | Reserved | Reserved - Do not write to this register |
| 0x01C4 1038 | 0x01E1 2038 | SPIDAT0 | Shift Register 0 (without format select) |
| 0x01C4 103C | 0x01E1 203C | SPIDAT1 | Shift Register 1 (with format select) |
| 0x01C4 1040 | 0x01E1 2040 | SPIBUF | Buffer Register |
| 0x01C4 1044 | 0x01E1 2044 | SPIEMU | Emulation Register |
| 0x01C4 1048 | 0x01E1 2048 | SPIDELAY | Delay Register |
| 0x01C4 104C | 0x01E1 204C | SPIDEF | Default Chip Select Register |
| 0x01C4 1050 | 0x01E1 2050 | SPIFMT0 | Format Register 0 |
| 0x01C4 1054 | 0x01E1 2054 | SPIFMT1 | Format Register 1 |
| 0x01C4 1058 | 0x01E1 2058 | SPIFMT2 | Format Register 2 |
| 0x01C4 105C | 0x01E1 205C | SPIFMT3 | Format Register 3 |
| 0x01C4 1060 | 0x01E1 2060 | Reserved | Reserved - Do not write to this register |
| 0x01C4 1064 | 0x01E1 2064 | INTVEC1 | Interrupt Vector for SPI INT1 |

5.18.2 SPI Electrical Data/Timing

5.18.2.1 Serial Peripheral Interface (SPI) Timing

Table 5-56 through Table 5-71 assume testing over recommended operating conditions (see Figure 5-36 through Figure 5-39).

Table 5-56. General Timing Requirements for SPI0 Master Modes⁽¹⁾

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|--|--|-----------------------|------|
| 1 | $t_{c(SPC)M}$ Cycle Time, SPI0_CLK, All Master Modes | greater of 3P or 20 | 256P | ns |
| 2 | $t_{w(SPCH)M}$ Pulse Width High, SPI0_CLK, All Master Modes | $0.5t_{c(SPC)M} - 1$ | | ns |
| 3 | $t_{w(SPCL)M}$ Pulse Width Low, SPI0_CLK, All Master Modes | $0.5t_{c(SPC)M} - 1$ | | ns |
| 4 | $t_{d(SIMO_SPC)M}$ Delay, initial data bit valid on SPI0_SIMO after initial edge on SPI0_CLK ⁽²⁾ | Polarity = 0, Phase = 0, to SPI0_CLK rising | 5 | ns |
| | | Polarity = 0, Phase = 1, to SPI0_CLK rising | $-0.5t_{c(SPC)M} + 5$ | |
| | | Polarity = 1, Phase = 0, to SPI0_CLK falling | 5 | |
| | | Polarity = 1, Phase = 1, to SPI0_CLK falling | $-0.5t_{c(SPC)M} + 5$ | |
| 5 | $t_{d(SPC_SIMO)M}$ Delay, subsequent bits valid on SPI0_SIMO after transmit edge of SPI0_CLK | Polarity = 0, Phase = 0, from SPI0_CLK rising | 5 | ns |
| | | Polarity = 0, Phase = 1, from SPI0_CLK falling | 5 | |
| | | Polarity = 1, Phase = 0, from SPI0_CLK falling | 5 | |
| | | Polarity = 1, Phase = 1, from SPI0_CLK rising | 5 | |
| 6 | $t_{oh(SPC_SIMO)M}$ Output hold time, SPI0_SIMO valid after receive edge of SPI0_CLK | Polarity = 0, Phase = 0, from SPI0_CLK falling | $0.5t_{c(SPC)M} - 3$ | ns |
| | | Polarity = 0, Phase = 1, from SPI0_CLK rising | $0.5t_{c(SPC)M} - 3$ | |
| | | Polarity = 1, Phase = 0, from SPI0_CLK rising | $0.5t_{c(SPC)M} - 3$ | |
| | | Polarity = 1, Phase = 1, from SPI0_CLK falling | $0.5t_{c(SPC)M} - 3$ | |
| 7 | $t_{su(SOMI_SPC)M}$ Input Setup Time, SPI0_SOMI valid before receive edge of SPI0_CLK | Polarity = 0, Phase = 0, to SPI0_CLK falling | 0 | ns |
| | | Polarity = 0, Phase = 1, to SPI0_CLK rising | 0 | |
| | | Polarity = 1, Phase = 0, to SPI0_CLK rising | 0 | |
| | | Polarity = 1, Phase = 1, to SPI0_CLK falling | 0 | |
| 8 | $t_{ih(SPC_SOMI)M}$ Input Hold Time, SPI0_SOMI valid after receive edge of SPI0_CLK | Polarity = 0, Phase = 0, from SPI0_CLK falling | 5 | ns |
| | | Polarity = 0, Phase = 1, from SPI0_CLK rising | 5 | |
| | | Polarity = 1, Phase = 0, from SPI0_CLK rising | 5 | |
| | | Polarity = 1, Phase = 1, from SPI0_CLK falling | 5 | |

(1) P = SYSCLK2 period

(2) First bit may be MSB or LSB depending upon SPI configuration. MO(0) refers to first bit and MO(n) refers to last bit output on SPI0_SIMO. MI(0) refers to the first bit input and MI(n) refers to the last bit input on SPI0_SOMI.

Table 5-57. General Timing Requirements for SPI0 Slave Modes⁽¹⁾

| No. | PARAMATER | | MIN | MAX | UNIT |
|-----|----------------------|--|--|----------------------|------|
| 9 | $t_{c(SPC)S}$ | Cycle Time, SPI0_CLK, All Slave Modes | greater of 3P or 40 | | ns |
| 10 | $t_{w(SPCH)S}$ | Pulse Width High, SPI0_CLK, All Slave Modes | 18 | | ns |
| 11 | $t_{w(SPCL)S}$ | Pulse Width Low, SPI0_CLK, All Slave Modes | 18 | | ns |
| 12 | $t_{su(SOMI_SPC)S}$ | Setup time, transmit data written to SPI before initial clock edge from master. ^{(2) (3)} | Polarity = 0, Phase = 0, to SPI0_CLK rising | 2P | ns |
| | | | Polarity = 0, Phase = 1, to SPI0_CLK rising | 2P | |
| | | | Polarity = 1, Phase = 0, to SPI0_CLK falling | 2P | |
| | | | Polarity = 1, Phase = 1, to SPI0_CLK falling | 2P | |
| 13 | $t_{d(SPC_SOMI)S}$ | Delay, subsequent bits valid on SPI0_SOMI after transmit edge of SPI0_CLK | Polarity = 0, Phase = 0, from SPI0_CLK rising | 18.5 | ns |
| | | | Polarity = 0, Phase = 1, from SPI0_CLK falling | 18.5 | |
| | | | Polarity = 1, Phase = 0, from SPI0_CLK falling | 18.5 | |
| | | | Polarity = 1, Phase = 1, from SPI0_CLK rising | 18.5 | |
| 14 | $t_{oh(SPC_SOMI)S}$ | Output hold time, SPI0_SOMI valid after receive edge of SPI0_CLK | Polarity = 0, Phase = 0, from SPI0_CLK falling | $0.5t_{c(SPC)S} - 3$ | ns |
| | | | Polarity = 0, Phase = 1, from SPI0_CLK rising | $0.5t_{c(SPC)S} - 3$ | |
| | | | Polarity = 1, Phase = 0, from SPI0_CLK rising | $0.5t_{c(SPC)S} - 3$ | |
| | | | Polarity = 1, Phase = 1, from SPI0_CLK falling | $0.5t_{c(SPC)S} - 3$ | |
| 15 | $t_{su(SIMO_SPC)S}$ | Input Setup Time, SPI0_SIMO valid before receive edge of SPI0_CLK | Polarity = 0, Phase = 0, to SPI0_CLK falling | 0 | ns |
| | | | Polarity = 0, Phase = 1, to SPI0_CLK rising | 0 | |
| | | | Polarity = 1, Phase = 0, to SPI0_CLK rising | 0 | |
| | | | Polarity = 1, Phase = 1, to SPI0_CLK falling | 0 | |
| 16 | $t_{ih(SPC_SIMO)S}$ | Input Hold Time, SPI0_SIMO valid after receive edge of SPI0_CLK | Polarity = 0, Phase = 0, from SPI0_CLK falling | 5 | ns |
| | | | Polarity = 0, Phase = 1, from SPI0_CLK rising | 5 | |
| | | | Polarity = 1, Phase = 0, from SPI0_CLK rising | 5 | |
| | | | Polarity = 1, Phase = 1, from SPI0_CLK falling | 5 | |

- (1) P = SYSCLK2 period
- (2) First bit may be MSB or LSB depending upon SPI configuration. SO(0) refers to first bit and SO(n) refers to last bit output on SPI0_SOMI. SI(0) refers to the first bit input and SI(n) refers to the last bit input on SPI0_SIMO.
- (3) Measured from the termination of the write of new data to the SPI module. In analyzing throughput requirements, additional internal bus cycles must be accounted for to allow data to be written to the SPI module by the DSP CPU.

ADVANCE INFORMATION

Table 5-58. Additional⁽¹⁾ SPI0 Master Timings, 4-Pin Enable Option⁽²⁾ ⁽³⁾

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|---|---|-----------------------------|------|
| 17 | $t_{d(ENA_SPC)M}$ Delay from slave assertion of $\overline{SPI0_ENA}$ active to first $SPI0_CLK$ from master. ⁽⁴⁾ | Polarity = 0, Phase = 0, to $SPI0_CLK$ rising | 3P + 3.6 | ns |
| | | Polarity = 0, Phase = 1, to $SPI0_CLK$ rising | $0.5t_{c(SPC)M} + 3P + 3.6$ | |
| | | Polarity = 1, Phase = 0, to $SPI0_CLK$ falling | 3P + 3.6 | |
| | | Polarity = 1, Phase = 1, to $SPI0_CLK$ falling | $0.5t_{c(SPC)M} + 3P + 3.6$ | |
| 18 | $t_{d(SPC_ENA)M}$ Max delay for slave to deassert $\overline{SPI0_ENA}$ after final $SPI0_CLK$ edge to ensure master does not begin the next transfer. ⁽⁵⁾ | Polarity = 0, Phase = 0, from $SPI0_CLK$ falling | $0.5t_{c(SPC)M} + P + 5$ | ns |
| | | Polarity = 0, Phase = 1, from $SPI0_CLK$ falling | P + 5 | |
| | | Polarity = 1, Phase = 0, from $SPI0_CLK$ rising | $0.5t_{c(SPC)M} + P + 5$ | |
| | | Polarity = 1, Phase = 1, from $SPI0_CLK$ rising | P + 5 | |

(1) These parameters are in addition to the general timings for SPI master modes (Table 5-56).

(2) P = SYSCLK2 period

(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four master clocking modes.

(4) In the case where the master SPI is ready with new data before $\overline{SPI0_ENA}$ assertion.

(5) In the case where the master SPI is ready with new data before $\overline{SPI0_EN A}$ deassertion.

Table 5-59. Additional⁽¹⁾ SPI0 Master Timings, 4-Pin Chip Select Option⁽²⁾ ⁽³⁾

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|--|---|---------------------------|------|
| 19 | $t_{d(SCS_SPC)M}$ Delay from $\overline{SPI0_SCS}$ active to first $SPI0_CLK$ ⁽⁴⁾ ⁽⁵⁾ | Polarity = 0, Phase = 0, to $SPI0_CLK$ rising | 2P - 5 | ns |
| | | Polarity = 0, Phase = 1, to $SPI0_CLK$ rising | $0.5t_{c(SPC)M} + 2P - 5$ | |
| | | Polarity = 1, Phase = 0, to $SPI0_CLK$ falling | 2P - 5 | |
| | | Polarity = 1, Phase = 1, to $SPI0_CLK$ falling | $0.5t_{c(SPC)M} + 2P - 5$ | |
| 20 | $t_{d(SPC_SCS)M}$ Delay from final $SPI0_CLK$ edge to master deasserting $\overline{SPI0_SCS}$ ⁽⁶⁾ ⁽⁷⁾ | Polarity = 0, Phase = 0, from $SPI0_CLK$ falling | $0.5t_{c(SPC)M} + P - 3$ | ns |
| | | Polarity = 0, Phase = 1, from $SPI0_CLK$ falling | P - 3 | |
| | | Polarity = 1, Phase = 0, from $SPI0_CLK$ rising | $0.5t_{c(SPC)M} + P - 3$ | |
| | | Polarity = 1, Phase = 1, from $SPI0_CLK$ rising | P - 3 | |

(1) These parameters are in addition to the general timings for SPI master modes (Table 5-56).

(2) P = SYSCLK2 period

(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four master clocking modes.

(4) In the case where the master SPI is ready with new data before $\overline{SPI0_SCS}$ assertion.

(5) This delay can be increased under software control by the register bit field SPIDELAY.C2TDELAY[4:0].

(6) Except for modes when SPIDAT1.CSHOLD is enabled and there is additional data to transmit. In this case, $\overline{SPI0_SCS}$ will remain asserted.

(7) This delay can be increased under software control by the register bit field SPIDELAY.T2CDELAY[4:0].

Table 5-60. Additional⁽¹⁾ SPI0 Master Timings, 5-Pin Option⁽²⁾ ⁽³⁾

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|---|--|-----------------------------|------|
| 18 | $t_{d(SPC_ENA)M}$ Max delay for slave to deassert SPI0_ENA after final SPI0_CLK edge to ensure master does not begin the next transfer. ⁽⁴⁾ | Polarity = 0, Phase = 0, from SPI0_CLK falling | $0.5t_{c(SPC)M} + P + 5$ | ns |
| | | Polarity = 0, Phase = 1, from SPI0_CLK falling | $P + 5$ | |
| | | Polarity = 1, Phase = 0, from SPI0_CLK rising | $0.5t_{c(SPC)M} + P + 5$ | |
| | | Polarity = 1, Phase = 1, from SPI0_CLK rising | $P + 5$ | |
| 20 | $t_{d(SPC_SCS)M}$ Delay from final SPI0_CLK edge to master deasserting SPI0_SCS ⁽⁵⁾ ⁽⁶⁾ | Polarity = 0, Phase = 0, from SPI0_CLK falling | $0.5t_{c(SPC)M} + P - 3$ | ns |
| | | Polarity = 0, Phase = 1, from SPI0_CLK falling | $P - 3$ | |
| | | Polarity = 1, Phase = 0, from SPI0_CLK rising | $0.5t_{c(SPC)M} + P - 3$ | |
| | | Polarity = 1, Phase = 1, from SPI0_CLK rising | $P - 3$ | |
| 21 | $t_{d(SCSL_ENAL)M}$ Max delay for slave SPI to drive SPI0_ENA valid after master asserts SPI0_SCS to delay the master from beginning the next transfer, | | $C2TDELAY + P$ | ns |
| 22 | $t_{d(SCS_SPC)M}$ Delay from SPI0_SCS active to first SPI0_CLK ⁽⁷⁾ ⁽⁸⁾ ⁽⁹⁾ | Polarity = 0, Phase = 0, to SPI0_CLK rising | $2P - 5$ | ns |
| | | Polarity = 0, Phase = 1, to SPI0_CLK rising | $0.5t_{c(SPC)M} + 2P - 5$ | |
| | | Polarity = 1, Phase = 0, to SPI0_CLK falling | $2P - 5$ | |
| | | Polarity = 1, Phase = 1, to SPI0_CLK falling | $0.5t_{c(SPC)M} + 2P - 5$ | |
| 23 | $t_{d(ENA_SPC)M}$ Delay from assertion of SPI0_ENA low to first SPI0_CLK edge. ⁽¹⁰⁾ | Polarity = 0, Phase = 0, to SPI0_CLK rising | $3P + 3.6$ | ns |
| | | Polarity = 0, Phase = 1, to SPI0_CLK rising | $0.5t_{c(SPC)M} + 3P + 3.6$ | |
| | | Polarity = 1, Phase = 0, to SPI0_CLK falling | $3P + 3.6$ | |
| | | Polarity = 1, Phase = 1, to SPI0_CLK falling | $0.5t_{c(SPC)M} + 3P + 3.6$ | |

- (1) These parameters are in addition to the general timings for SPI master modes (Table 5-57).
- (2) P = SYSCLK2 period
- (3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four master clocking modes.
- (4) In the case where the master SPI is ready with new data before SPI0_ENA deassertion.
- (5) Except for modes when SPIDAT1.CSHOLD is enabled and there is additional data to transmit. In this case, SPI0_SCS will remain asserted.
- (6) This delay can be increased under software control by the register bit field SPIDELAY.T2CDELAY[4:0].
- (7) If SPI0_ENA is asserted immediately such that the transmission is not delayed by SPI0_ENA.
- (8) In the case where the master SPI is ready with new data before SPI0_SCS assertion.
- (9) This delay can be increased under software control by the register bit field SPIDELAY.C2TDELAY[4:0].
- (10) If SPI0_ENA was initially deasserted high and SPI0_CLK is delayed.

ADVANCE INFORMATION

Table 5-61. Additional⁽¹⁾ SPI0 Slave Timings, 4-Pin Enable Option⁽²⁾ (3)

| No. | PARAMATER | MIN | MAX | UNIT | |
|-----|--|--|------------------------------|----------------------------------|----|
| 24 | $t_{d(SPC_ENAH)S}$ Delay from final SPI0_CLK edge to slave deasserting SPI0_ENA. | Polarity = 0, Phase = 0, from SPI0_CLK falling | 1.5 P -3 | 2.5 P + 18.5 | ns |
| | | Polarity = 0, Phase = 1, from SPI0_CLK falling | $-0.5t_{c(SPC)M} + 1.5 P -3$ | $-0.5t_{c(SPC)M} + 2.5 P + 18.5$ | |
| | | Polarity = 1, Phase = 0, from SPI0_CLK rising | 1.5 P -3 | 2.5 P + 18.5 | |
| | | Polarity = 1, Phase = 1, from SPI0_CLK rising | $-0.5t_{c(SPC)M} + 1.5 P -3$ | $-0.5t_{c(SPC)M} + 2.5 P + 18.5$ | |

(1) These parameters are in addition to the general timings for SPI slave modes (Table 5-57).

(2) P = SYSCLK2 period

(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four slave clocking modes.

Table 5-62. Additional⁽¹⁾ SPI0 Slave Timings, 4-Pin Chip Select Option⁽²⁾ (3)

| No. | PARAMATER | MIN | MAX | UNIT |
|-----|--|--|------------------------|------|
| 25 | $t_{d(SCSL_SPC)S}$ Required delay from SPI0_SCS asserted at slave to first SPI0_CLK edge at slave. | | 2P | ns |
| 26 | $t_{d(SPC_SCSH)S}$ Required delay from final SPI0_CLK edge before SPI0_SCS is deasserted. | Polarity = 0, Phase = 0, from SPI0_CLK falling | $0.5t_{c(SPC)M} + P+5$ | ns |
| | | Polarity = 0, Phase = 1, from SPI0_CLK falling | P+5 | |
| | | Polarity = 1, Phase = 0, from SPI0_CLK rising | $0.5t_{c(SPC)M} + P+5$ | |
| | | Polarity = 1, Phase = 1, from SPI0_CLK rising | P+5 | |
| 27 | $t_{ena(SCSL_SOMI)S}$ Delay from master asserting SPI0_SCS to slave driving SPI0_SOMI valid | | P + 18.5 | ns |
| 28 | $t_{dis(SCSH_SOMI)S}$ Delay from master deasserting SPI0_SCS to slave 3-stating SPI0_SOMI | | P + 18.5 | ns |

(1) These parameters are in addition to the general timings for SPI slave modes (Table 5-57).

(2) P = SYSCLK2 period

(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four slave clocking modes.

Table 5-63. Additional⁽¹⁾ SPI0 Slave Timings, 5-Pin Option⁽²⁾ ⁽³⁾

| No. | PARAMETER | | MIN | MAX | UNIT |
|-----|------------------------|---|--|--------------------------|------|
| 25 | $t_{d(SCSL_SPC)S}$ | Required delay from $\overline{SPI0_SCS}$ asserted at slave to first SPI0_CLK edge at slave. | 2P | | ns |
| 26 | $t_{d(SPC_SCSH)S}$ | Required delay from final SPI0_CLK edge before $\overline{SPI0_SCS}$ is deasserted. | Polarity = 0, Phase = 0, from SPI0_CLK falling | $0.5t_{c(SPC)M} + P + 5$ | ns |
| | | | Polarity = 0, Phase = 1, from SPI0_CLK falling | $P + 5$ | |
| | | | Polarity = 1, Phase = 0, from SPI0_CLK rising | $0.5t_{c(SPC)M} + P + 5$ | |
| | | | Polarity = 1, Phase = 1, from SPI0_CLK rising | $P + 5$ | |
| 27 | $t_{ena(SCSL_SOMI)S}$ | Delay from master asserting $\overline{SPI0_SCS}$ to slave driving SPI0_SOMI valid | $P + 18.5$ | | ns |
| 28 | $t_{dis(SCSH_SOMI)S}$ | Delay from master deasserting $\overline{SPI0_SCS}$ to slave 3-stating SPI0_SOMI | $P + 18.5$ | | ns |
| 29 | $t_{ena(SCSL_ENA)S}$ | Delay from master deasserting $\overline{SPI0_SCS}$ to slave driving SPI0_ENA valid | 18.5 | | ns |
| 30 | $t_{dis(SPC_ENA)S}$ | Delay from final clock receive edge on SPI0_CLK to slave 3-stating or driving high SPI0_ENA. ⁽⁴⁾ | Polarity = 0, Phase = 0, from SPI0_CLK falling | $2.5 P + 18.5$ | ns |
| | | | Polarity = 0, Phase = 1, from SPI0_CLK rising | $2.5 P + 18.5$ | |
| | | | Polarity = 1, Phase = 0, from SPI0_CLK rising | $2.5 P + 18.5$ | |
| | | | Polarity = 1, Phase = 1, from SPI0_CLK falling | $2.5 P + 18.5$ | |

- (1) These parameters are in addition to the general timings for SPI slave modes (Table 5-57).
- (2) P = SYSCLK2 period
- (3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four slave clocking modes.
- (4) $\overline{SPI0_ENA}$ is driven low after the transmission completes if the SPIINT0.ENABLE_HIGHZ bit is programmed to 0. Otherwise it is 3-stated. If 3-stated, an external pullup resistor should be used to provide a valid level to the master. This option is useful when tying several SPI slave devices to a single master.

Table 5-64. General Timing Requirements for SPI1 Master Modes⁽¹⁾

| No. | PARAMETER | | MIN | MAX | UNIT |
|-----|---------------------|---|--|------------------------|------|
| 1 | $t_{c(SPC)M}$ | Cycle Time, SPI1_CLK, All Master Modes | greater of 3P or 20 ns | | ns |
| 2 | $t_{w(SPCH)M}$ | Pulse Width High, SPI1_CLK, All Master Modes | $0.5t_{c(SPC)M} - 1$ | | ns |
| 3 | $t_{w(SPCL)M}$ | Pulse Width Low, SPI1_CLK, All Master Modes | $0.5t_{c(SPC)M} - 1$ | | ns |
| 4 | $t_{d(SIMO_SPC)M}$ | Delay, initial data bit valid on SPI1_SIMO to initial edge on SPI1_CLK ⁽²⁾ | Polarity = 0, Phase = 0, to SPI1_CLK rising | 5 | ns |
| | | | Polarity = 0, Phase = 1, to SPI1_CLK rising | $- 0.5t_{c(SPC)M} + 5$ | |
| | | | Polarity = 1, Phase = 0, to SPI1_CLK falling | 5 | |
| | | | Polarity = 1, Phase = 1, to SPI1_CLK falling | $- 0.5t_{c(SPC)M} + 5$ | |

- (1) P = SYSCLK2 period
- (2) First bit may be MSB or LSB depending upon SPI configuration. MO(0) refers to first bit and MO(n) refers to last bit output on SPI1_SIMO. MI(0) refers to the first bit input and MI(n) refers to the last bit input on SPI1_SOMI.

ADVANCE INFORMATION

Table 5-64. General Timing Requirements for SPI1 Master Modes⁽¹⁾ (continued)

| No. | PARAMATER | | MIN | MAX | UNIT | |
|-----|----------------------|---|--|----------------------|------|----|
| 5 | $t_{d(SPC_SIMO)M}$ | Delay, subsequent bits valid on SPI1_SIMO after transmit edge of SPI1_CLK | Polarity = 0, Phase = 0, from SPI1_CLK rising | | 5 | ns |
| | | | Polarity = 0, Phase = 1, from SPI1_CLK falling | | 5 | |
| | | | Polarity = 1, Phase = 0, from SPI1_CLK falling | | 5 | |
| | | | Polarity = 1, Phase = 1, from SPI1_CLK rising | | 5 | |
| 6 | $t_{oh(SPC_SIMO)M}$ | Output hold time, SPI1_SIMO valid after receive edge of SPI1_CLK | Polarity = 0, Phase = 0, from SPI1_CLK falling | $0.5t_{c(SPC)M} - 3$ | | ns |
| | | | Polarity = 0, Phase = 1, from SPI1_CLK rising | $0.5t_{c(SPC)M} - 3$ | | |
| | | | Polarity = 1, Phase = 0, from SPI1_CLK rising | $0.5t_{c(SPC)M} - 3$ | | |
| | | | Polarity = 1, Phase = 1, from SPI1_CLK falling | $0.5t_{c(SPC)M} - 3$ | | |
| 7 | $t_{su(SOML_SPC)M}$ | Input Setup Time, SPI1_SOMI valid before receive edge of SPI1_CLK | Polarity = 0, Phase = 0, to SPI1_CLK falling | 0 | | ns |
| | | | Polarity = 0, Phase = 1, to SPI1_CLK rising | 0 | | |
| | | | Polarity = 1, Phase = 0, to SPI1_CLK rising | 0 | | |
| | | | Polarity = 1, Phase = 1, to SPI1_CLK falling | 0 | | |
| 8 | $t_{ih(SPC_SOMI)M}$ | Input Hold Time, SPI1_SOMI valid after receive edge of SPI1_CLK | Polarity = 0, Phase = 0, from SPI1_CLK falling | 5 | | ns |
| | | | Polarity = 0, Phase = 1, from SPI1_CLK rising | 5 | | |
| | | | Polarity = 1, Phase = 0, from SPI1_CLK rising | 5 | | |
| | | | Polarity = 1, Phase = 1, from SPI1_CLK falling | 5 | | |

ADVANCE INFORMATION
Table 5-65. General Timing Requirements for SPI1 Slave Modes⁽¹⁾

| No. | PARAMATER | | MIN | MAX | UNIT |
|-----|----------------|---|------------------------|-----|------|
| 9 | $t_{c(SPC)S}$ | Cycle Time, SPI1_CLK, All Slave Modes | greater of 3P or 40 ns | | ns |
| 10 | $t_{w(SPCH)S}$ | Pulse Width High, SPI1_CLK, All Slave Modes | | 18 | ns |
| 11 | $t_{w(SPCL)S}$ | Pulse Width Low, SPI1_CLK, All Slave Modes | | 18 | ns |

(1) P = SYSCLK2 period

Table 5-65. General Timing Requirements for SPI1 Slave Modes⁽¹⁾ (continued)

| No. | PARAMATER | | MIN | MAX | UNIT |
|-----|----------------------|---|--|----------------------|------|
| 12 | $t_{su(SOMI_SPC)S}$ | Setup time, transmit data written to SPI before initial clock edge from master. ⁽²⁾ ⁽³⁾ | Polarity = 0, Phase = 0, to SPI1_CLK rising | 2P | ns |
| | | | Polarity = 0, Phase = 1, to SPI1_CLK rising | 2P | |
| | | | Polarity = 1, Phase = 0, to SPI1_CLK falling | 2P | |
| | | | Polarity = 1, Phase = 1, to SPI1_CLK falling | 2P | |
| 13 | $t_{d(SPC_SOMI)S}$ | Delay, subsequent bits valid on SPI1_SOMI after transmit edge of SPI1_CLK | Polarity = 0, Phase = 0, from SPI1_CLK rising | 19 | ns |
| | | | Polarity = 0, Phase = 1, from SPI1_CLK falling | 19 | |
| | | | Polarity = 1, Phase = 0, from SPI1_CLK falling | 19 | |
| | | | Polarity = 1, Phase = 1, from SPI1_CLK rising | 19 | |
| 14 | $t_{oh(SPC_SOMI)S}$ | Output hold time, SPI1_SOMI valid after receive edge of SPI1_CLK | Polarity = 0, Phase = 0, from SPI1_CLK falling | $0.5t_{c(SPC)S} - 3$ | ns |
| | | | Polarity = 0, Phase = 1, from SPI1_CLK rising | $0.5t_{c(SPC)S} - 3$ | |
| | | | Polarity = 1, Phase = 0, from SPI1_CLK rising | $0.5t_{c(SPC)S} - 3$ | |
| | | | Polarity = 1, Phase = 1, from SPI1_CLK falling | $0.5t_{c(SPC)S} - 3$ | |
| 15 | $t_{su(SIMO_SPC)S}$ | Input Setup Time, SPI1_SIMO valid before receive edge of SPI1_CLK | Polarity = 0, Phase = 0, to SPI1_CLK falling | 0 | ns |
| | | | Polarity = 0, Phase = 1, to SPI1_CLK rising | 0 | |
| | | | Polarity = 1, Phase = 0, to SPI1_CLK rising | 0 | |
| | | | Polarity = 1, Phase = 1, to SPI1_CLK falling | 0 | |
| 16 | $t_{ih(SPC_SIMO)S}$ | Input Hold Time, SPI1_SIMO valid after receive edge of SPI1_CLK | Polarity = 0, Phase = 0, from SPI1_CLK falling | 5 | ns |
| | | | Polarity = 0, Phase = 1, from SPI1_CLK rising | 5 | |
| | | | Polarity = 1, Phase = 0, from SPI1_CLK rising | 5 | |
| | | | Polarity = 1, Phase = 1, from SPI1_CLK falling | 5 | |

- (2) First bit may be MSB or LSB depending upon SPI configuration. SO(0) refers to first bit and SO(n) refers to last bit output on SPI1_SOMI. SI(0) refers to the first bit input and SI(n) refers to the last bit input on SPI1_SIMO.
- (3) Measured from the termination of the write of new data to the SPI module. In analyzing throughput requirements, additional internal bus cycles must be accounted for to allow data to be written to the SPI module by the DSP CPU.

ADVANCE INFORMATION

Table 5-66. Additional⁽¹⁾ SPI1 Master Timings, 4-Pin Enable Option⁽²⁾ ⁽³⁾

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|--|--|---------------------------|------|
| 17 | $t_{d(EN_A_SPC)M}$ Delay from slave assertion of SPI1_ENA active to first SPI1_CLK from master. ⁽⁴⁾ | Polarity = 0, Phase = 0, to SPI1_CLK rising | 3P + 3 | ns |
| | | Polarity = 0, Phase = 1, to SPI1_CLK rising | $0.5t_{c(SPC)M} + 3P + 3$ | |
| | | Polarity = 1, Phase = 0, to SPI1_CLK falling | 3P + 3 | |
| | | Polarity = 1, Phase = 1, to SPI1_CLK falling | $0.5t_{c(SPC)M} + 3P + 3$ | |
| 18 | $t_{d(SPC_ENA)M}$ Max delay for slave to deassert SPI1_ENA after final SPI1_CLK edge to ensure master does not begin the next transfer. ⁽⁵⁾ | Polarity = 0, Phase = 0, from SPI1_CLK falling | $0.5t_{c(SPC)M} + P + 5$ | ns |
| | | Polarity = 0, Phase = 1, from SPI1_CLK falling | P + 5 | |
| | | Polarity = 1, Phase = 0, from SPI1_CLK rising | $0.5t_{c(SPC)M} + P + 5$ | |
| | | Polarity = 1, Phase = 1, from SPI1_CLK rising | P + 5 | |

(1) These parameters are in addition to the general timings for SPI master modes (Table 5-64).

(2) P = SYSCLK2 period

(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four master clocking modes.

(4) In the case where the master SPI is ready with new data before SPI1_ENA assertion.

(5) In the case where the master SPI is ready with new data before SPI1_ENA deassertion.

Table 5-67. Additional⁽¹⁾ SPI1 Master Timings, 4-Pin Chip Select Option⁽²⁾ ⁽³⁾

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|---|--|---------------------------|------|
| 19 | $t_{d(SCS_SPC)M}$ Delay from SPI1_SCS active to first SPI1_CLK ⁽⁴⁾ ⁽⁵⁾ | Polarity = 0, Phase = 0, to SPI1_CLK rising | 2P - 5 | ns |
| | | Polarity = 0, Phase = 1, to SPI1_CLK rising | $0.5t_{c(SPC)M} + 2P - 5$ | |
| | | Polarity = 1, Phase = 0, to SPI1_CLK falling | 2P - 5 | |
| | | Polarity = 1, Phase = 1, to SPI1_CLK falling | $0.5t_{c(SPC)M} + 2P - 5$ | |
| 20 | $t_{d(SPC_SCS)M}$ Delay from final SPI1_CLK edge to master deasserting SPI1_SCS ⁽⁶⁾ ⁽⁷⁾ | Polarity = 0, Phase = 0, from SPI1_CLK falling | $0.5t_{c(SPC)M} + P - 3$ | ns |
| | | Polarity = 0, Phase = 1, from SPI1_CLK falling | P - 3 | |
| | | Polarity = 1, Phase = 0, from SPI1_CLK rising | $0.5t_{c(SPC)M} + P - 3$ | |
| | | Polarity = 1, Phase = 1, from SPI1_CLK rising | P - 3 | |

(1) These parameters are in addition to the general timings for SPI master modes (Table 5-64).

(2) P = SYSCLK2 period

(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four master clocking modes.

(4) In the case where the master SPI is ready with new data before SPI1_SCS assertion.

(5) This delay can be increased under software control by the register bit field SPIDELAY.C2TDELAY[4:0].

(6) Except for modes when SPIDAT1.CSHOLD is enabled and there is additional data to transmit. In this case, SPI1_SCS will remain asserted.

(7) This delay can be increased under software control by the register bit field SPIDELAY.T2CDELAY[4:0].

Table 5-68. Additional⁽¹⁾ SPI1 Master Timings, 5-Pin Option⁽²⁾ ⁽³⁾

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|---|--|---------------------------|------|
| 18 | $t_{d(SPC_ENA)M}$ Max delay for slave to deassert SPI1_ENA after final SPI1_CLK edge to ensure master does not begin the next transfer. ⁽⁴⁾ | Polarity = 0, Phase = 0, from SPI1_CLK falling | $0.5t_{c(SPC)M} + P + 5$ | ns |
| | | Polarity = 0, Phase = 1, from SPI1_CLK falling | P + 5 | |
| | | Polarity = 1, Phase = 0, from SPI1_CLK rising | $0.5t_{c(SPC)M} + P + 5$ | |
| | | Polarity = 1, Phase = 1, from SPI1_CLK rising | P + 5 | |
| 20 | $t_{d(SPC_SCS)M}$ Delay from final SPI1_CLK edge to master deasserting SPI1_SCS ⁽⁵⁾ ⁽⁶⁾ | Polarity = 0, Phase = 0, from SPI1_CLK falling | $0.5t_{c(SPC)M} + P - 3$ | ns |
| | | Polarity = 0, Phase = 1, from SPI1_CLK falling | P - 3 | |
| | | Polarity = 1, Phase = 0, from SPI1_CLK rising | $0.5t_{c(SPC)M} + P - 3$ | |
| | | Polarity = 1, Phase = 1, from SPI1_CLK rising | P - 3 | |
| 21 | $t_{d(SCSL_ENAL)M}$ Max delay for slave SPI to drive SPI1_ENA valid after master asserts SPI1_SCS to delay the master from beginning the next transfer, | | C2TDELAY + P | ns |
| 22 | $t_{d(SCS_SPC)M}$ Delay from SPI1_SCS active to first SPI1_CLK ⁽⁷⁾ ⁽⁸⁾ ⁽⁹⁾ | Polarity = 0, Phase = 0, to SPI1_CLK rising | 2P - 5 | ns |
| | | Polarity = 0, Phase = 1, to SPI1_CLK rising | $0.5t_{c(SPC)M} + 2P - 5$ | |
| | | Polarity = 1, Phase = 0, to SPI1_CLK falling | 2P - 5 | |
| | | Polarity = 1, Phase = 1, to SPI1_CLK falling | $0.5t_{c(SPC)M} + 2P - 5$ | |
| 23 | $t_{d(ENA_SPC)M}$ Delay from assertion of SPI1_ENA low to first SPI1_CLK edge. ⁽¹⁰⁾ | Polarity = 0, Phase = 0, to SPI1_CLK rising | 3P + 3 | ns |
| | | Polarity = 0, Phase = 1, to SPI1_CLK rising | $0.5t_{c(SPC)M} + 3P + 3$ | |
| | | Polarity = 1, Phase = 0, to SPI1_CLK falling | 3P + 3 | |
| | | Polarity = 1, Phase = 1, to SPI1_CLK falling | $0.5t_{c(SPC)M} + 3P + 3$ | |

- (1) These parameters are in addition to the general timings for SPI master modes (Table 5-65).
- (2) P = SYSCLK2 period
- (3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four master clocking modes.
- (4) In the case where the master SPI is ready with new data before SPI1_ENA deassertion.
- (5) Except for modes when SPIDAT1.CSHOLD is enabled and there is additional data to transmit. In this case, SPI1_SCS will remain asserted.
- (6) This delay can be increased under software control by the register bit field SPIDELAY.T2CDELAY[4:0].
- (7) If SPI1_ENA is asserted immediately such that the transmission is not delayed by SPI1_ENA.
- (8) In the case where the master SPI is ready with new data before SPI1_SCS assertion.
- (9) This delay can be increased under software control by the register bit field SPIDELAY.C2TDELAY[4:0].
- (10) If SPI1_ENA was initially deasserted high and SPI1_CLK is delayed.

ADVANCE INFORMATION

Table 5-69. Additional⁽¹⁾ SPI1 Slave Timings, 4-Pin Enable Option⁽²⁾ (3)

| No. | PARAMETER | MIN | MAX | UNIT | |
|-----|--|--|-------------------------------|--------------------------------|----|
| 24 | $t_{d(SPC_ENAH)S}$ Delay from final SPI1_CLK edge to slave deasserting SPI1_ENA. | Polarity = 0, Phase = 0, from SPI1_CLK falling | 1.5 P - 3 | 2.5 P + 19 | ns |
| | | Polarity = 0, Phase = 1, from SPI1_CLK falling | $-0.5t_{c(SPC)M} + 1.5 P - 3$ | $-0.5t_{c(SPC)M} + 2.5 P + 19$ | |
| | | Polarity = 1, Phase = 0, from SPI1_CLK rising | 1.5 P - 3 | 2.5 P + 19 | |
| | | Polarity = 1, Phase = 1, from SPI1_CLK rising | $-0.5t_{c(SPC)M} + 1.5 P - 3$ | $-0.5t_{c(SPC)M} + 2.5 P + 19$ | |

(1) These parameters are in addition to the general timings for SPI slave modes (Table 5-65).

(2) P = SYSCLK2 period

(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four slave clocking modes.

Table 5-70. Additional⁽¹⁾ SPI1 Slave Timings, 4-Pin Chip Select Option⁽²⁾ (3)

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|--|--|--------------------------|------|
| 25 | $t_{d(SCSL_SPC)S}$ Required delay from SPI1_SCS asserted at slave to first SPI1_CLK edge at slave. | | 2P | ns |
| 26 | $t_{d(SPC_SCSH)S}$ Required delay from final SPI1_CLK edge before SPI1_SCS is deasserted. | Polarity = 0, Phase = 0, from SPI1_CLK falling | $0.5t_{c(SPC)M} + P + 5$ | ns |
| | | Polarity = 0, Phase = 1, from SPI1_CLK falling | P + 5 | |
| | | Polarity = 1, Phase = 0, from SPI1_CLK rising | $0.5t_{c(SPC)M} + P + 5$ | |
| | | Polarity = 1, Phase = 1, from SPI1_CLK rising | P + 5 | |
| 27 | $t_{ena(SCSL_SOMI)S}$ Delay from master asserting SPI1_SCS to slave driving SPI1_SOMI valid | | P + 19 | ns |
| 28 | $t_{dis(SCSH_SOMI)S}$ Delay from master deasserting SPI1_SCS to slave 3-stating SPI1_SOMI | | P + 19 | ns |

(1) These parameters are in addition to the general timings for SPI slave modes (Table 5-65).

(2) P = SYSCLK2 period

(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four slave clocking modes.

Table 5-71. Additional⁽¹⁾ SPI1 Slave Timings, 5-Pin Option⁽²⁾ (3)

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|--|--|--------------------------|------|
| 25 | $t_{d(SCSL_SPC)S}$ Required delay from SPI1_SCS asserted at slave to first SPI1_CLK edge at slave. | | 2P | ns |
| 26 | $t_{d(SPC_SCSH)S}$ Required delay from final SPI1_CLK edge before SPI1_SCS is deasserted. | Polarity = 0, Phase = 0, from SPI1_CLK falling | $0.5t_{c(SPC)M} + P + 5$ | ns |
| | | Polarity = 0, Phase = 1, from SPI1_CLK falling | P + 5 | |
| | | Polarity = 1, Phase = 0, from SPI1_CLK rising | $0.5t_{c(SPC)M} + P + 5$ | |
| | | Polarity = 1, Phase = 1, from SPI1_CLK rising | P + 5 | |
| 27 | $t_{ena(SCSL_SOMI)S}$ Delay from master asserting SPI1_SCS to slave driving SPI1_SOMI valid | | P + 19 | ns |
| 28 | $t_{dis(SCSH_SOMI)S}$ Delay from master deasserting SPI1_SCS to slave 3-stating SPI1_SOMI | | P + 19 | ns |
| 29 | $t_{ena(SCSL_ENA)S}$ Delay from master deasserting SPI1_SCS to slave driving SPI1_ENA valid | | 19 | ns |

(1) These parameters are in addition to the general timings for SPI slave modes (Table 5-65).

(2) P = SYSCLK2 period

(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four slave clocking modes.

Table 5-71. Additional⁽¹⁾ SPI1 Slave Timings, 5-Pin Option^{(2) (3)} (continued)

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|---|--|------------|------|
| 30 | $t_{dis(SPC_ENA)S}$ Delay from final clock receive edge on SPI1_CLK to slave 3-stating or driving high SPI1_ENA. ⁽⁴⁾ | Polarity = 0, Phase = 0, from SPI1_CLK falling | 2.5 P + 19 | ns |
| | | Polarity = 0, Phase = 1, from SPI1_CLK rising | 2.5 P + 19 | |
| | | Polarity = 1, Phase = 0, from SPI1_CLK rising | 2.5 P + 19 | |
| | | Polarity = 1, Phase = 1, from SPI1_CLK falling | 2.5 P + 19 | |

(4) SPI1_ENA is driven low after the transmission completes if the SPIINT0.ENABLE_HIGHZ bit is programmed to 0. Otherwise it is 3-stated. If 3-stated, an external pullup resistor should be used to provide a valid level to the master. This option is useful when tying several SPI slave devices to a single master.

ADVANCE INFORMATION




Figure 5-36. SPI Timings—Master Mode




Figure 5-37. SPI Timings—Slave Mode

ADVANCE INFORMATION




Figure 5-38. SPI Timings—Master Mode (4-Pin and 5-Pin)




Figure 5-39. SPI Timings—Slave Mode (4-Pin and 5-Pin)

5.19 Enhanced Capture (eCAP) Peripheral

The OMAP-L137 device contains up to three enhanced capture (eCAP) modules. [Figure 5-40](#) shows a functional block diagram of a module. See the *OMAP-L137 Applications Processor DSP Peripherals Overview Reference Guide*. ([SPRUGA6](#)) for more details.

Uses for ECAP include:

- Speed measurements of rotating machinery (e.g. toothed sprockets sensed via Hall sensors)
- Elapsed time measurements between position sensor triggers
- Period and duty cycle measurements of Pulse train signals
- Decoding current or voltage amplitude derived from duty cycle encoded current/voltage sensors

The ECAP module described in this specification includes the following features:

- 32 bit time base
- 4 event time-stamp registers (each 32 bits)
- Edge polarity selection for up to 4 sequenced time-stamp capture events
- Interrupt on either of the 4 events
- Single shot capture of up to 4 event time-stamps
- Continuous mode capture of time-stamps in a 4 deep circular buffer
- Absolute time-stamp capture
- Difference mode time-stamp capture
- All the above resources are dedicated to a single input pin

The eCAP modules are clocked at the SYSCLK2 rate.

ADVANCE INFORMATION




Figure 5-40. eCAP Functional Block Diagram

Table 5-72 is the list of the ECAP registers.

Table 5-72. ECAPx Configuration Registers

| ECAP0 BYTE ADDRESS | ECAP1 BYTE ADDRESS | ECAP2 BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|-----------------------|-----------------------|-----------------------|---------|-------------------------------------|
| 0x01F0 6000 | 0x01F0 7000 | 0x01F0 8000 | TSCTR | Time-Stamp Counter |
| 0x01F0 6004 | 0x01F0 7004 | 0x01F0 8004 | CTRPHS | Counter Phase Offset Value Register |
| 0x01F0 6008 | 0x01F0 7008 | 0x01F0 8008 | CAP1 | Capture 1 Register |
| 0x01F0 600C | 0x01F0 700C | 0x01F0 800C | CAP2 | Capture 2 Register |
| 0x01F0 6010 | 0x01F0 7010 | 0x01F0 8010 | CAP3 | Capture 3 Register |
| 0x01F0 6014 | 0x01F0 7014 | 0x01F0 8014 | CAP4 | Capture 4 Register |
| 0x01F0 6028 | 0x01F0 7028 | 0x01F0 8028 | ECCTL1 | Capture Control Register 1 |
| 0x01F0 602A | 0x01F0 702A | 0x01F0 802A | ECCTL2 | Capture Control Register 2 |
| 0x01F0 602C | 0x01F0 702C | 0x01F0 802C | ECEINT | Capture Interrupt Enable Register |
| 0x01F0 602E | 0x01F0 702E | 0x01F0 802E | ECFLG | Capture Interrupt Flag Register |
| 0x01F0 6030 | 0x01F0 7030 | 0x01F0 8030 | ECCLR | Capture Interrupt Clear Register |
| 0x01F0 6032 | 0x01F0 7032 | 0x01F0 8032 | ECFRC | Capture Interrupt Force Register |
| 0x01F0 605C | 0x01F0 705C | 0x01F0 805C | REVID | Revision ID |

Table 5-73 shows the eCAP timing requirement and Table 5-74 shows the eCAP switching characteristics.

Table 5-73. Enhanced Capture (eCAP) Timing Requirement

| PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
|--|-----------------|---------------|-----|--------|
| $t_{w(CAP)}$ Capture input pulse width | Asynchronous | $2t_{c(SCO)}$ | | cycles |
| | Synchronous | $2t_{c(SCO)}$ | | cycles |

Table 5-74. eCAP Switching Characteristics

| PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
|---|-----------------|-----|-----|------|
| $t_{w(APWM)}$ Pulse duration, APWMx output high/low | | 20 | | ns |

5.20 Enhanced Quadrature Encoder (eQEP) Peripheral

The OMAP-L137 device contains up to two enhanced quadrature encoder (eQEP) modules. See the *OMAP-L137 Applications Processor DSP Peripherals Overview Reference Guide*. ([SPRUGA6](#)) for more details.

ADVANCE INFORMATION




Figure 5-41. eQEP Functional Block Diagram

Table 5-75 is the list of the EQEP registers.

Table 5-76 shows the eQEP timing requirement and Table 5-77 shows the eQEP switching characteristics.

Table 5-75. EQEP Registers

| EQEP0 BYTE ADDRESS | EQEP1 BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|-----------------------|-----------------------|----------|--|
| 0x01F0 9000 | 0x01F0 A000 | QPOSCNT | eQEP Position Counter |
| 0x01F0 9004 | 0x01F0 A004 | QPOSINIT | eQEP Initialization Position Count |
| 0x01F0 9008 | 0x01F0 A008 | QPOSMAX | eQEP Maximum Position Count |
| 0x01F0 900C | 0x01F0 A00C | QPOSCMP | eQEP Position-compare |
| 0x01F0 9010 | 0x01F0 A010 | QPOSILAT | eQEP Index Position Latch |
| 0x01F0 9014 | 0x01F0 A014 | QPOSSLAT | eQEP Strobe Position Latch |
| 0x01F0 9018 | 0x01F0 A018 | QPOSLAT | eQEP Position Latch |
| 0x01F0 901C | 0x01F0 A01C | QUTMR | eQEP Unit Timer |
| 0x01F0 9020 | 0x01F0 A020 | QUPRD | eQEP Unit Period Register |
| 0x01F0 9024 | 0x01F0 A024 | QWDTMR | eQEP Watchdog Timer |
| 0x01F0 9026 | 0x01F0 A026 | QWDPRD | eQEP Watchdog Period Register |
| 0x01F0 9028 | 0x01F0 A028 | QDECCTL | eQEP Decoder Control Register |
| 0x01F0 902A | 0x01F0 A02A | QEPCTL | eQEP Control Register |
| 0x01F0 902C | 0x01F0 A02C | QCAPCTL | eQEP Capture Control Register |
| 0x01F0 902E | 0x01F0 A02E | QPOSCTL | eQEP Position-compare Control Register |
| 0x01F0 9030 | 0x01F0 A030 | QEINT | eQEP Interrupt Enable Register |
| 0x01F0 9032 | 0x01F0 A032 | QFLG | eQEP Interrupt Flag Register |
| 0x01F0 9034 | 0x01F0 A034 | QCLR | eQEP Interrupt Clear Register |
| 0x01F0 9036 | 0x01F0 A036 | QFRC | eQEP Interrupt Force Register |
| 0x01F0 9038 | 0x01F0 A038 | QEPSTS | eQEP Status Register |
| 0x01F0 903A | 0x01F0 A03A | QCTMR | eQEP Capture Timer |
| 0x01F0 903C | 0x01F0 A03C | QCPRD | eQEP Capture Period Register |
| 0x01F0 903E | 0x01F0 A03E | QCTMRLAT | eQEP Capture Timer Latch |
| 0x01F0 9040 | 0x01F0 A040 | QCPRDLAT | eQEP Capture Period Latch |
| 0x01F0 905C | 0x01F0 A05C | REVID | eQEP Revision ID |

Table 5-76. Enhanced Quadrature Encoder Pulse (eQEP) Timing Requirements

| PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
|-----------------|---------------------------|--------------------------|---------------|--------|
| $t_{w(QEPP)}$ | QEP input period | Asynchronous/synchronous | $2t_{c(SCO)}$ | cycles |
| $t_{w(INDEXH)}$ | QEP Index Input High time | Asynchronous/synchronous | $2t_{c(SCO)}$ | cycles |
| $t_{w(INDEXL)}$ | QEP Index Input Low time | Asynchronous/synchronous | $2t_{c(SCO)}$ | cycles |
| $t_{w(STROBH)}$ | QEP Strobe High time | Asynchronous/synchronous | $2t_{c(SCO)}$ | cycles |
| $t_{w(STROBL)}$ | QEP Strobe Input Low time | Asynchronous/synchronous | $2t_{c(SCO)}$ | cycles |

Table 5-77. eQEP Switching Characteristics

| PARAMETER | MIN | MAX | UNIT |
|------------------------|--|-----|-------------------------|
| $t_{d(CNTR)_{xin}}$ | Delay time, external clock to counter increment | | $4t_{c(SCO)}$ cycles |
| $t_{d(PCS-OUT)_{QEP}}$ | Delay time, QEP input edge to position compare sync output | | $6t_{c(SCO)}$ cycles |

5.21 Enhanced High-Resolution Pulse-Width Modulator (eHRPWM)

The OMAP-L137 device contains up to three enhanced PWM Modules (eHRPWM). Figure 5-42 shows a block diagram of multiple eHRPWM modules. Figure 4-4 shows the signal interconnections with the eHRPWM. See the *OMAP-L137 Applications Processor DSP Peripherals Overview Reference Guide*. (SPRUGA6) for more details.




Figure 5-42. Multiple PWM Modules in a OMAP-L137 System

ADVANCE INFORMATION




Figure 5-43. eHRPWM Sub-Modules Showing Critical Internal Signal Interconnections

ADVANCE INFORMATION

Table 5-78. eHRPWM Module Control and Status Registers Grouped by Submodule

| eHRPWM0 BYTE ADDRESS | eHRPWM1 BYTE ADDRESS | eHRPWM2 BYTE ADDRESS | ACRONYM | SIZE (×16) | SHADOW | REGISTER DESCRIPTION |
|--|----------------------------|----------------------------|---------|---------------|--------|---|
| TIME-BASE SUBMODULE REGISTERS | | | | | | |
| 0x01F0 0000 | 0x01F0 2000 | 0x01F0 4000 | TBCTL | 1 | No | Time-Base Control Register |
| 0x01F0 0002 | 0x01F0 2002 | 0x01F0 4002 | TBSTS | 1 | No | Time-Base Status Register |
| 0x01F0 0004 | 0x01F0 2004 | 0x01F0 4004 | TBPHSHR | 1 | No | Extension for HRPWM Phase Register ⁽¹⁾ |
| 0x01F0 0006 | 0x01F0 2006 | 0x01F0 4006 | TBPHS | 1 | No | Time-Base Phase Register |
| 0x01F0 0008 | 0x01F0 2008 | 0x01F0 4008 | TBCNT | 1 | No | Time-Base Counter Register |
| 0x01F0 000A | 0x01F0 200A | 0x01F0 400A | TBPRD | 1 | Yes | Time-Base Period Register |
| COUNTER-COMPARE SUBMODULE REGISTERS | | | | | | |
| 0x01F0 000E | 0x01F0 200E | 0x01F0 400E | CMPCTL | 1 | No | Counter-Compare Control Register |
| 0x01F0 0010 | 0x01F0 2010 | 0x01F0 4010 | CMPAHR | 1 | No | Extension for HRPWM Counter-Compare A Register ⁽¹⁾ |
| 0x01F0 0012 | 0x01F0 2012 | 0x01F0 4012 | CMPA | 1 | Yes | Counter-Compare A Register |
| 0x01F0 0014 | 0x01F0 2014 | 0x01F0 4014 | CMPB | 1 | Yes | Counter-Compare B Register |
| ACTION-QUALIFIER SUBMODULE REGISTERS | | | | | | |
| 0x01F0 0016 | 0x01F0 2016 | 0x01F0 4016 | AQCTLA | 1 | No | Action-Qualifier Control Register for Output A (eHRPWMxA) |
| 0x01F0 0018 | 0x01F0 2018 | 0x01F0 4018 | AQCTLB | 1 | No | Action-Qualifier Control Register for Output B (eHRPWMxB) |
| 0x01F0 001A | 0x01F0 201A | 0x01F0 401A | AQSFR | 1 | No | Action-Qualifier Software Force Register |
| 0x01F0 001C | 0x01F0 201C | 0x01F0 401C | AQCSFR | 1 | Yes | Action-Qualifier Continuous S/W Force Register Set |
| DEAD-BAND GENERATOR SUBMODULE REGISTER | | | | | | |
| 0x01F0 001E | 0x01F0 201E | 0x01F0 401E | DBCTL | 1 | No | Dead-Band Generator Control Register |
| 0x01F0 0020 | 0x01F0 2020 | 0x01F0 4020 | DBRED | 1 | No | Dead-Band Generator Rising Edge Delay Count Register |
| 0x01F0 0022 | 0x01F0 2022 | 0x01F0 4022 | DBFED | 1 | No | Dead-Band Generator Falling Edge Delay Count Register |
| PWM-CHOPPER SUBMODULE REGISTERS | | | | | | |
| 0x01F0 003C | 0x01F0 203C | 0x01F0 403C | PCCTL | 1 | No | PWM-Chopper Control Register |
| TRIP-ZONE SUBMODULE REGISTERS | | | | | | |
| 0x01F0 0024 | 0x01F0 2024 | 0x01F0 4024 | TZSEL | 1 | No | Trip-Zone Select Register |
| 0x01F0 0028 | 0x01F0 2028 | 0x01F0 4028 | TZCTL | 1 | No | Trip-Zone Control Register |
| 0x01F0 002A | 0x01F0 202A | 0x01F0 402A | TZEINT | 1 | No | Trip-Zone Enable Interrupt Register |
| 0x01F0 002C | 0x01F0 202C | 0x01F0 402C | TZFLG | 1 | No | Trip-Zone Flag Register |
| 0x01F0 002E | 0x01F0 202E | 0x01F0 402E | TZCLR | 1 | No | Trip-Zone Clear Register |
| 0x01F0 0030 | 0x01F0 2030 | 0x01F0 4030 | TZFR | 1 | No | Trip-Zone Force Register |
| EVENT-TRIGGER SUBMODULE REGISTERS | | | | | | |
| 0x01F0 0032 | 0x01F0 2032 | 0x01F0 4032 | ETSEL | 1 | No | Event-Trigger Selection Register |
| 0x01F0 0034 | 0x01F0 2034 | 0x01F0 4034 | ETPS | 1 | No | Event-Trigger Pre-Scale Register |
| 0x01F0 0036 | 0x01F0 2036 | 0x01F0 4036 | ETFLG | 1 | No | Event-Trigger Flag Register |
| 0x01F0 0038 | 0x01F0 2038 | 0x01F0 4038 | ETCLR | 1 | No | Event-Trigger Clear Register |
| 0x01F0 003A | 0x01F0 203A | 0x01F0 403A | ETFR | 1 | No | Event-Trigger Force Register |
| HIGH-RESOLUTION PWM (HRPWM) SUBMODULE REGISTERS | | | | | | |
| 0x01F0 1040 | 0x01F0 3040 | 0x01F0 5040 | HRCNFG | 1 | No | HRPWM Configuration Register ⁽¹⁾ |

(1) These registers are only available on eHRPWM instances that include the high-resolution PWM (HRPWM) extension; otherwise, these locations are reserved.

5.21.1 Enhanced Pulse Width Modulator (eHRPWM) Timing

PWM refers to PWM outputs on eHRPWM1-6. Table 5-79 shows the PWM timing requirements and Table 5-80, switching characteristics.


Table 5-79. eHRPWM Timing Requirements

| PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
|------------------------|------------------------|----------------------|----------------------|--------|
| $t_{w(\text{SYNCIN})}$ | Sync input pulse width | Asynchronous | $2t_{c(\text{SCO})}$ | cycles |
| | Synchronous | $2t_{c(\text{SCO})}$ | | cycles |

Table 5-80. eHRPWM Switching Characteristics

| PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
|---------------------------------|--|--|-----|--------|
| $t_{w(\text{PWM})}$ | Pulse duration, PWMx output high/low | 20 | | ns |
| $t_{w(\text{SYNCOUT})}$ | Sync output pulse width | $8t_{c(\text{SCO})}$ | | cycles |
| $t_{d(\text{PWM})\text{TZA}}$ | Delay time, trip input active to PWM forced high | | 25 | ns |
| | Delay time, trip input active to PWM forced low | no pin load; no additional programmable delay | | |
| $t_{d(\text{TZ-PWM})\text{HZ}}$ | Delay time, trip input active to PWM Hi-Z | no additional programmable delay | 20 | ns |

5.21.2 Trip-Zone Input Timing



- A. PWM refers to all the PWM pins in the device. The state of the PWM pins after $\overline{\text{TZ}}$ is taken high depends on the PWM recovery software.

Figure 5-44. PWM Hi-Z Characteristics

Table 5-81. Trip-Zone input Timing Requirements

| PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
|--------------------|--|----------------------|----------------------|--------|
| $t_{w(\text{TZ})}$ | Pulse duration, $\overline{\text{TZ}}$ x input low | Asynchronous | $1t_{c(\text{SCO})}$ | cycles |
| | Synchronous | $2t_{c(\text{SCO})}$ | | cycles |

Table 5-82 shows the high-resolution PWM switching characteristics.

Table 5-82. High Resolution PWM Characteristics at SYSCLKOUT = (60 - 100 MHz)

| PARAMETER | MIN | TYP | MAX | UNIT |
|---|-----|-----|-----|------|
| Micro Edge Positioning (MEP) step size ⁽¹⁾ | | 200 | | ps |

(1) MEP step size will increase with low voltage and high temperature and decrease with high voltage and cold temperature.

5.22 LCD Controller

The LCD controller consists of two independent controllers, the Raster Controller and the LCD Interface Display Driver (LIDD) controller. Each controller operates independently from the other and only one of them is active at any given time.

- The Raster Controller handles the synchronous LCD interface. It provides timing and data for constant graphics refresh to a passive display. It supports a wide variety of monochrome and full-color display types and sizes by use of programmable timing controls, a built-in palette, and a gray-scale/serializer. Graphics data is processed and stored in frame buffers. A frame buffer is a contiguous memory block in the system. A built-in DMA engine supplies the graphics data to the Raster engine which, in turn, outputs to the external LCD device.
- The LIDD Controller supports the asynchronous LCD interface. It provides full-timing programmability of control signals (CS, WE, OE, ALE) and output data.

The maximum resolution for the LCD controller is 1024 x 1024 pixels. The maximum frame rate is determined by the image size in combination with the pixel clock rate. *OMAP-L1x/C674x/AM1x SOC Architecture and Throughput Overview* ([SPRAB93](#)).

[Table 5-83](#) lists the LCD Controller registers

Table 5-83. LCD Controller (LCDC) Registers

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|--------------|--------------------|---|
| 0x01E1 3000 | REVID | LCD Revision Identification Register |
| 0x01E1 3004 | LCD_CTRL | LCD Control Register |
| 0x01E1 3008 | LCD_STAT | LCD Status Register |
| 0x01E1 300C | LIDD_CTRL | LCD LIDD Control Register |
| 0x01E1 3010 | LIDD_CS0_CONF | LCD LIDD CS0 Configuration Register |
| 0x01E1 3014 | LIDD_CS0_ADDR | LCD LIDD CS0 Address Read/Write Register |
| 0x01E1 3018 | LIDD_CS0_DATA | LCD LIDD CS0 Data Read/Write Register |
| 0x01E1 301C | LIDD_CS1_CONF | LCD LIDD CS1 Configuration Register |
| 0x01E1 3020 | LIDD_CS1_ADDR | LCD LIDD CS1 Address Read/Write Register |
| 0x01E1 3024 | LIDD_CS1_DATA | LCD LIDD CS1 Data Read/Write Register |
| 0x01E1 3028 | RASTER_CTRL | LCD Raster Control Register |
| 0x01E1 302C | RASTER_TIMING_0 | LCD Raster Timing 0 Register |
| 0x01E1 3030 | RASTER_TIMING_1 | LCD Raster Timing 1 Register |
| 0x01E1 3034 | RASTER_TIMING_2 | LCD Raster Timing 2 Register |
| 0x01E1 3038 | RASTER_SUBPANEL | LCD Raster Subpanel Display Register |
| 0x01E1 3040 | LCDDMA_CTRL | LCD DMA Control Register |
| 0x01E1 3044 | LCDDMA_FB0_BASE | LCD DMA Frame Buffer 0 Base Address Register |
| 0x01E1 3048 | LCDDMA_FB0_CEILING | LCD DMA Frame Buffer 0 Ceiling Address Register |
| 0x01E1 304C | LCDDMA_FB1_BASE | LCD DMA Frame Buffer 1 Base Address Register |
| 0x01E1 3050 | LCDDMA_FB1_CEILING | LCD DMA Frame Buffer 1 Ceiling Address Register |

5.22.1 LCD Interface Display Driver (LIDD Mode)

Table 5-84. LCD LIDD Mode Timing Requirements

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|--|-----|-----|------|
| 16 | $t_{su(LCD_D)}$ Setup time, LCD_D[15:0] valid before LCD_CLK (SYSCLK2) high | 7 | | ns |
| 17 | $t_{h(LCD_D)}$ Hold time, LCD_D[15:0] valid after LCD_CLK (SYSCLK2) high | 0.5 | | ns |

Table 5-85. LCD LIDD Mode Timing Characteristics

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|---|------|-----|------|
| 4 | $t_d(LCD_D_V)$ Delay time, LCD_CLK (SYSCLK2) high to LCD_D[15:0] valid (write) | -0.5 | 10 | ns |
| 5 | $t_d(LCD_D_I)$ Delay time, LCD_CLK (SYSCLK2) high to LCD_D[15:0] invalid (write) | -0.5 | 10 | ns |
| 6 | $t_d(LCD_E_A)$ Delay time, LCD_CLK (SYSCLK2) high to $\overline{LCD_AC_ENB_CS}$ low | -0.5 | 7 | ns |
| 7 | $t_d(LCD_E_I)$ Delay time, LCD_CLK (SYSCLK2) high to $\overline{LCD_AC_ENB_CS}$ high | -0.5 | 7 | ns |
| 8 | $t_d(LCD_A_A)$ Delay time, LCD_CLK (SYSCLK2) high to LCD_VSYNC low | -0.5 | 8 | ns |
| 9 | $t_d(LCD_A_I)$ Delay time, LCD_CLK (SYSCLK2) high to LCD_VSYNC high | -0.5 | 8 | ns |
| 10 | $t_d(LCD_W_A)$ Delay time, LCD_CLK (SYSCLK2) high to LCD_HSYNC low | -0.5 | 8 | ns |
| 11 | $t_d(LCD_W_I)$ Delay time, LCD_CLK (SYSCLK2) high to LCD_HSYNC high | -0.5 | 8 | ns |
| 12 | $t_d(LCD_STRB_A)$ Delay time, LCD_CLK (SYSCLK2) high to LCD_PCLK active | -0.5 | 12 | ns |
| 13 | $t_d(LCD_STRB_I)$ Delay time, LCD_CLK (SYSCLK2) high to LCD_PCLK inactive | -0.5 | 12 | ns |
| 14 | $t_d(LCD_D_Z)$ Delay time, LCD_CLK (SYSCLK2) high to LCD_D[15:0] in 3-state | -0.5 | 12 | ns |
| 15 | $t_d(Z_LCD_D)$ Delay time, LCD_CLK (SYSCLK2) high to LCD_D[15:0] (valid from 3-state) | -0.5 | 12 | ns |




Figure 5-45. Character Display HD44780 Write

ADVANCE INFORMATION




Figure 5-46. Character Display HD44780 Read

ADVANCE INFORMATION




Figure 5-47. Micro-Interface Graphic Display 6800 Write

ADVANCE INFORMATION




Figure 5-48. Micro-Interface Graphic Display 6800 Read




Figure 5-49. Micro-Interface Graphic Display 6800 Status

ADVANCE INFORMATION




Figure 5-50. Micro-Interface Graphic Display 8080 Write




Figure 5-51. Micro-Interface Graphic Display 8080 Read

ADVANCE INFORMATION




Figure 5-52. Micro-Interface Graphic Display 8080 Status

ADVANCE INFORMATION

5.22.2 LCD Raster Mode

Table 5-86. LCD Raster Mode Timing

See Figure 5-53 through Figure 5-57

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|---|------------------|----------------|------|
| 1 | $t_{c(\text{PIXEL_CLK})}$ Cycle time, pixel clock | 26.6 | | ns |
| 2 | $t_{w(\text{PIXEL_CLK_H})}$ Pulse duration, pixel clock high | 10 | | ns |
| 3 | $t_{w(\text{PIXEL_CLK_L})}$ Pulse duration, pixel clock low | 10 | | ns |
| 4 | $t_{d(\text{LCD_D_V})}$ Delay time, LCD_PCLK high to LCD_D[15:0] valid (write) | -0.5 | 9 | ns |
| 5 | $t_{d(\text{LCD_D_IV})}$ Delay time, LCD_PCLK high to LCD_D[15:0] invalid (write) | -0.5 | 9 | ns |
| 6 | $t_{d(\text{LCD_AC_ENB_CS_A})}$ Delay time, LCD_PCLK low to $\overline{\text{LCD_AC_ENB_CS}}$ high | $S2 - 0.5^{(1)}$ | $S2 + 9^{(1)}$ | ns |
| 7 | $t_{d(\text{LCD_AC_ENB_CS_I})}$ Delay time, LCD_PCLK low to $\overline{\text{LCD_AC_ENB_CS}}$ low | $S2 - 0.5^{(1)}$ | $S2 + 9^{(1)}$ | ns |
| 8 | $t_{d(\text{LCD_VSYNC_A})}$ Delay time, LCD_PCLK low to LCD_VSYNC high | -0.5 | 12 | ns |
| 9 | $t_{d(\text{LCD_VSYNC_I})}$ Delay time, LCD_PCLK low to LCD_VSYNC high | -0.5 | 12 | ns |
| 10 | $t_{d(\text{LCD_HSYNC_A})}$ Delay time, LCD_PCLK high to LCD_HSYNC high | -0.5 | 12 | ns |
| 11 | $t_{d(\text{LCD_HSYNC_I})}$ Delay time, LCD_PCLK high to LCD_HSYNC low | -0.5 | 12 | ns |

(1) S2 = SYSCLK2 cycle time in ns

Frame-to-frame timing is derived through the following parameters in the LCD (RASTER_TIMING_1) register:

- Vertical front porch (VFP)
- Vertical sync pulse width (VSW)
- Vertical back porch (VBP)
- Lines per panel (LPP)

Line-to-line timing is derived through the following parameters in the LCD (RASTER_TIMING_0) register:

- Horizontal front porch (HFP)
- Horizontal sync pulse width (HSW)
- Horizontal back porch (HBP)
- Pixels per panel (PPL)

$\overline{\text{LCD_AC_ENB_CS}}$ timing is derived through the following parameter in the LCD (RASTER_TIMING_2) register:

- AC bias frequency (ACB)

The display format produced in raster mode is shown in Figure 5-53. An entire frame is delivered one line at a time. The first line delivered starts at data pixel (1, 1) and ends at data pixel (P, 1). The last line delivered starts at data pixel (1, L) and ends at data pixel (P, L). The beginning of each new frame is denoted by the activation of I/O signal LCD_VSYNC. The beginning of each new line is denoted by the activation of I/O signal LCD_HSYNC.




Figure 5-53. LCD Raster-Mode Display Format

ADVANCE INFORMATION




Figure 5-54. LCD Raster-Mode Active

ADVANCE INFORMATION




Figure 5-55. LCD Raster-Mode Passive




Figure 5-56. LCD Raster-Mode Control Signal Activation




Figure 5-57. LCD Raster-Mode Control Signal Deactivation

5.23 Timers

The timers support the following features:

- Configurable as single 64-bit timer or two 32-bit timers
- Period timeouts generate interrupts, DMA events or external pin events
- 8 32-bit compare registers
- Compare matches generate interrupt events
- Capture capability
- 64-bit Watchdog capability (Timer64P1 only)

[Table 5-87](#) lists the timer registers.

Table 5-87. Timer Registers

| Timer64P 0 | Timer64P 1 | ACRONYM | REGISTER DESCRIPTION |
|-------------|-------------|------------|---|
| 0x01C2 0000 | 0x01C2 1000 | REV | Revision Register |
| 0x01C2 0004 | 0x01C2 1004 | EMUMGT | Emulation Management Register |
| 0x01C2 0008 | 0x01C2 1008 | GPINTGPEN | GPIO Interrupt and GPIO Enable Register |
| 0x01C2 000C | 0x01C2 100C | GPDATGPDIR | GPIO Data and GPIO Direction Register |
| 0x01C2 0010 | 0x01C2 1010 | TIM12 | Timer Counter Register 12 |
| 0x01C2 0014 | 0x01C2 1014 | TIM34 | Timer Counter Register 34 |
| 0x01C2 0018 | 0x01C2 1018 | PRD12 | Timer Period Register 12 |
| 0x01C2 001C | 0x01C2 101C | PRD34 | Timer Period Register 34 |
| 0x01C2 0020 | 0x01C2 1020 | TCR | Timer Control Register |
| 0x01C2 0024 | 0x01C2 1024 | TGCR | Timer Global Control Register |
| 0x01C2 0028 | 0x01C2 1028 | WDTCR | Watchdog Timer Control Register |
| 0x01C2 0034 | 0x01C2 1034 | REL12 | Timer Reload Register 12 |
| 0x01C2 0038 | 0x01C2 1038 | REL34 | Timer Reload Register 34 |
| 0x01C2 003C | 0x01C2 103C | CAP12 | Timer Capture Register 12 |
| 0x01C2 0040 | 0x01C2 1040 | CAP34 | Timer Capture Register 34 |
| 0x01C2 0044 | 0x01C2 1044 | INTCTLSTAT | Timer Interrupt Control and Status Register |
| 0x01C2 0060 | 0x01C2 1060 | CMP0 | Compare Register 0 |
| 0x01C2 0064 | 0x01C2 1064 | CMP1 | Compare Register 1 |
| 0x01C2 0068 | 0x01C2 1068 | CMP2 | Compare Register 2 |
| 0x01C2 006C | 0x01C2 106C | CMP3 | Compare Register 3 |
| 0x01C2 0070 | 0x01C2 1070 | CMP4 | Compare Register 4 |
| 0x01C2 0074 | 0x01C2 1074 | CMP5 | Compare Register 5 |
| 0x01C2 0078 | 0x01C2 1078 | CMP6 | Compare Register 6 |
| 0x01C2 007C | 0x01C2 107C | CMP7 | Compare Register 7 |

5.23.1 Timer Electrical Data/Timing

Table 5-88. Timing Requirements for Timer Input^{(1) (2)} (see Figure 5-58)

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|--|-------|----------------------------|------|
| 1 | $t_{c(TM64Px_IN12)}$ Cycle time, TM64Px_IN12 | 4P | | ns |
| 2 | $t_{w(TINPH)}$ Pulse duration, TM64Px_IN12 high | 0.45C | 0.55C | ns |
| 3 | $t_{w(TINPL)}$ Pulse duration, TM64Px_IN12 low | 0.45C | 0.55C | ns |
| 4 | $t_t(TM64Px_IN12)$ Transition time, TM64Px_IN12 | | 0.25P or 10 ⁽³⁾ | ns |

- (1) P = OSCIN cycle time in ns.
- (2) C = TM64P0_IN12 cycle time in ns. For example, when TM64Px_IN12 frequency is 27 MHz, use C = 37.037 ns
- (3) Whichever is smaller. P = the period of the applied signal. Maintaining transition times as fast as possible is recommended to improve noise immunity on input signals.




Figure 5-58. Timer Timing

Table 5-89. Switching Characteristics Over Recommended Operating Conditions for Timer Output⁽¹⁾

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|--|-----|-----|------|
| 5 | $t_{w(TOUTH)}$ Pulse duration, TM64P0_OUT12 high | 4P | | ns |
| 6 | $t_{w(TOUTL)}$ Pulse duration, TM64P0_OUT12 low | 4P | | ns |

- (1) P = OSCIN cycle time in ns. For example, when OSCIN frequency is 27 MHz, use P = 37.037 ns.




Figure 5-59. Timer Timing

ADVANCE INFORMATION


5.24 Inter-Integrated Circuit Serial Ports (I2C0, I2C1)

5.24.1 I2C Device-Specific Information

Having two I2C modules on the OMAP-L137 simplifies system architecture, since one module may be used by the DSP to control local peripherals ICs (DACs, ADCs, etc.) while the other may be used to communicate with other controllers in a system or to implement a user interface. Figure 5-60 is block diagram of the OMAP-L137 I2C Module.

Each I2C port supports:

- Compatible with Philips® I2C Specification Revision 2.1 (January 2000)
- Fast Mode up to 400 Kbps (no fail-safe I/O buffers)
- Noise Filter to Remove Noise 50 ns or less
- Seven- and Ten-Bit Device Addressing Modes
- Master (Transmit/Receive) and Slave (Transmit/Receive) Functionality
- Events: DMA, Interrupt, or Polling
- General-Purpose I/O Capability if not used as I2C



ADVANCE INFORMATION

Figure 5-60. I2C Module Block Diagram

5.24.2 I2C Peripheral Registers Description(s)

Table 5-90 is the list of the I2C registers.

Table 5-90. Inter-Integrated Circuit (I2C) Registers

| I2C0 BYTE ADDRESS | I2C1 BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|----------------------|----------------------|---------|--|
| 0x01C2 2000 | 0x01E2 8000 | ICOAR | I2C Own Address Register |
| 0x01C2 2004 | 0x01E2 8004 | ICIMR | I2C Interrupt Mask Register |
| 0x01C2 2008 | 0x01E2 8008 | ICSTR | I2C Interrupt Status Register |
| 0x01C2 200C | 0x01E2 800C | ICCLKL | I2C Clock Low-Time Divider Register |
| 0x01C2 2010 | 0x01E2 8010 | ICCLKH | I2C Clock High-Time Divider Register |
| 0x01C2 2014 | 0x01E2 8014 | ICCNT | I2C Data Count Register |
| 0x01C2 2018 | 0x01E2 8018 | ICDRR | I2C Data Receive Register |
| 0x01C2 201C | 0x01E2 801C | ICSAR | I2C Slave Address Register |
| 0x01C2 2020 | 0x01E2 8020 | ICDXR | I2C Data Transmit Register |
| 0x01C2 2024 | 0x01E2 8024 | ICMDR | I2C Mode Register |
| 0x01C2 2028 | 0x01E2 8028 | ICIVR | I2C Interrupt Vector Register |
| 0x01C2 202C | 0x01E2 802C | ICEMDR | I2C Extended Mode Register |
| 0x01C2 2030 | 0x01E2 8030 | ICPSC | I2C Prescaler Register |
| 0x01C2 2034 | 0x01E2 8034 | REVID1 | I2C Revision Identification Register 1 |
| 0x01C2 2038 | 0x01E2 8038 | REVID2 | I2C Revision Identification Register 2 |
| 0x01C2 2048 | 0x01E2 8048 | ICPFUNC | I2C Pin Function Register |
| 0x01C2 204C | 0x01E2 804C | ICPDIR | I2C Pin Direction Register |
| 0x01C2 2050 | 0x01E2 8050 | ICPDIN | I2C Pin Data In Register |
| 0x01C2 2054 | 0x01E2 8054 | ICPDOUT | I2C Pin Data Out Register |
| 0x01C2 2058 | 0x01E2 8058 | ICPDSET | I2C Pin Data Set Register |
| 0x01C2 205C | 0x01E2 805C | ICPDCLR | I2C Pin Data Clear Register |

5.24.3 I2C Electrical Data/Timing

5.24.3.1 Inter-Integrated Circuit (I2C) Timing

Table 5-91 and Table 5-92 assume testing over recommended operating conditions (see Figure 5-61 and Figure 5-62).

Table 5-91. I2C Input Timing Requirements

| No. | PARAMETER | | MIN | MAX | UNIT |
|-----|---------------------|--|---------------|----------------------------|---------|
| 1 | $t_{c(SCL)}$ | Cycle time, I2Cx_SCL | Standard Mode | 10 | μ s |
| | | | Fast Mode | 2.5 | |
| 2 | $t_{su(SCLH-SDAL)}$ | Setup time, I2Cx_SCL high before I2Cx_SDA low | Standard Mode | 4.7 | μ s |
| | | | Fast Mode | 0.6 | |
| 3 | $t_{h(SCLL-SDAL)}$ | Hold time, I2Cx_SCL low after I2Cx_SDA low | Standard Mode | 4 | μ s |
| | | | Fast Mode | 0.6 | |
| 4 | $t_{w(SCLL)}$ | Pulse duration, I2Cx_SCL low | Standard Mode | 4.7 | μ s |
| | | | Fast Mode | 1.3 | |
| 5 | $t_{w(SCLH)}$ | Pulse duration, I2Cx_SCL high | Standard Mode | 4 | μ s |
| | | | Fast Mode | 0.6 | |
| 6 | $t_{su(SDA-SCLH)}$ | Setup time, I2Cx_SDA before I2Cx_SCL high | Standard Mode | 250 | ns |
| | | | Fast Mode | 100 | |
| 7 | $t_{h(SDA-SCLL)}$ | Hold time, I2Cx_SDA after I2Cx_SCL low | Standard Mode | 0 | μ s |
| | | | Fast Mode | 0 0.9 | |
| 8 | $t_{w(SDAH)}$ | Pulse duration, I2Cx_SDA high | Standard Mode | 4.7 | μ s |
| | | | Fast Mode | 1.3 | |
| 9 | $t_{r(SDA)}$ | Rise time, I2Cx_SDA | Standard Mode | 1000 | ns |
| | | | Fast Mode | 20 + 0.1C _b 300 | |
| 10 | $t_{r(SCL)}$ | Rise time, I2Cx_SCL | Standard Mode | 1000 | ns |
| | | | Fast Mode | 20 + 0.1C _b 300 | |
| 11 | $t_{f(SDA)}$ | Fall time, I2Cx_SDA | Standard Mode | 300 | ns |
| | | | Fast Mode | 20 + 0.1C _b 300 | |
| 12 | $t_{f(SCL)}$ | Fall time, I2Cx_SCL | Standard Mode | 300 | ns |
| | | | Fast Mode | 20 + 0.1C _b 300 | |
| 13 | $t_{su(SCLH-SDAH)}$ | Setup time, I2Cx_SCL high before I2Cx_SDA high | Standard Mode | 4 | μ s |
| | | | Fast Mode | 0.6 | |
| 14 | $t_{w(SP)}$ | Pulse duration, spike (must be suppressed) | Standard Mode | N/A | ns |
| | | | Fast Mode | 0 50 | |
| 15 | C _b | Capacitive load for each bus line | Standard Mode | 400 | pF |
| | | | Fast Mode | 400 | |

Table 5-92. I2C Switching Characteristics⁽¹⁾

| No. | PARAMETER | | MIN | MAX | UNIT |
|-----|---------------------|---|---------------|-----|---------|
| 16 | $t_{c(SCL)}$ | Cycle time, I2Cx_SCL | Standard Mode | 10 | μs |
| | | | Fast Mode | 2.5 | |
| 17 | $t_{su(SCLH-SDAL)}$ | Setup time, I2Cx_SCL high before I2Cx_SDA low | Standard Mode | 4.7 | μs |
| | | | Fast Mode | 0.6 | |
| 18 | $t_{h(SDAL-SCLL)}$ | Hold time, I2Cx_SCL low after I2Cx_SDA low | Standard Mode | 4 | μs |
| | | | Fast Mode | 0.6 | |
| 19 | $t_{w(SCLL)}$ | Pulse duration, I2Cx_SCL low | Standard Mode | 4.7 | μs |
| | | | Fast Mode | 1.3 | |
| 20 | $t_{w(SCLH)}$ | Pulse duration, I2Cx_SCL high | Standard Mode | 4 | μs |
| | | | Fast Mode | 0.6 | |
| 21 | $t_{su(SDAV-SCLH)}$ | Setup time, I2Cx_SDA valid before I2Cx_SCL high | Standard Mode | 250 | ns |
| | | | Fast Mode | 100 | |
| 22 | $t_{h(SCLL-SDAV)}$ | Hold time, I2Cx_SDA valid after I2Cx_SCL low | Standard Mode | 0 | μs |
| | | | Fast Mode | 0 | |
| 23 | $t_{w(SDAH)}$ | Pulse duration, I2Cx_SDA high | Standard Mode | 4.7 | μs |
| | | | Fast Mode | 1.3 | |
| 28 | $t_{su(SCLH-SDAH)}$ | Setup time, I2Cx_SCL high before I2Cx_SDA high | Standard Mode | 4 | μs |
| | | | Fast Mode | 0.6 | |

(1) I2C must be configured correctly to meet the timings in Table 5-92.




Figure 5-61. I2C Receive Timings




Figure 5-62. I2C Transmit Timings

5.25 Universal Asynchronous Receiver/Transmitter (UART)

OMAP-L137 has three UART peripherals. Each UART has the following features:

- 16-byte storage space for both the transmitter and receiver FIFOs
- Autoflow control signals (CTS, RTS) on UART0 only
- 1, 4, 8, or 14 byte selectable receiver FIFO trigger level for autoflow control and DMA
- DMA signaling capability for both received and transmitted data
- Programmable auto-rts and auto-cts for autoflow control
- Programmable Baud Rate up to 3MBaud
- Programmable Oversampling Options of x13 and x16
- Frequency pre-scale values from 1 to 65,535 to generate appropriate baud rates
- Prioritized interrupts
- Programmable serial data formats
 - 5, 6, 7, or 8-bit characters
 - Even, odd, or no parity bit generation and detection
 - 1, 1.5, or 2 stop bit generation
- False start bit detection
- Line break generation and detection
- Internal diagnostic capabilities
 - Loopback controls for communications link fault isolation
 - Break, parity, overrun, and framing error simulation

The UART registers are listed in [Section 5.25.1](#)

5.25.1 UART Peripheral Registers Description(s)

[Table 5-93](#) is the list of UART registers.

Table 5-93. UART Registers

| UART0 BYTE ADDRESS | UART1 BYTE ADDRESS | UART2 BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|-----------------------|-----------------------|-----------------------|-------------|---|
| 0x01C4 2000 | 0x01D0 C000 | 0x01D0 D000 | RBR | Receiver Buffer Register (read only) |
| 0x01C4 2000 | 0x01D0 C000 | 0x01D0 D000 | THR | Transmitter Holding Register (write only) |
| 0x01C4 2004 | 0x01D0 C004 | 0x01D0 D004 | IER | Interrupt Enable Register |
| 0x01C4 2008 | 0x01D0 C008 | 0x01D0 D008 | IIR | Interrupt Identification Register (read only) |
| 0x01C4 2008 | 0x01D0 C008 | 0x01D0 D008 | FCR | FIFO Control Register (write only) |
| 0x01C4 200C | 0x01D0 C00C | 0x01D0 D00C | LCR | Line Control Register |
| 0x01C4 2010 | 0x01D0 C010 | 0x01D0 D010 | MCR | Modem Control Register |
| 0x01C4 2014 | 0x01D0 C014 | 0x01D0 D014 | LSR | Line Status Register |
| 0x01C4 2018 | 0x01D0 C018 | 0x01D0 D018 | MSR | Modem Status Register |
| 0x01C4 201C | 0x01D0 C01C | 0x01D0 D01C | SCR | Scratchpad Register |
| 0x01C4 2020 | 0x01D0 C020 | 0x01D0 D020 | DLL | Divisor LSB Latch |
| 0x01C4 2024 | 0x01D0 C024 | 0x01D0 D024 | DLH | Divisor MSB Latch |
| 0x01C4 2028 | 0x01D0 C028 | 0x01D0 D028 | REVID1 | Revision Identification Register 1 |
| 0x01C4 2030 | 0x01D0 C030 | 0x01D0 D030 | PWREMU_MGMT | Power and Emulation Management Register |
| 0x01C4 2034 | 0x01D0 C034 | 0x01D0 D034 | MDR | Mode Definition Register |

5.25.2 UART Electrical Data/Timing

Table 5-94. Timing Requirements for UARTx Receive⁽¹⁾ (see Figure 5-63)

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|---|-------|-------|------|
| 4 | $t_w(\text{URXDB})$ Pulse duration, receive data bit (RXDn) | 0.96U | 1.05U | ns |
| 5 | $t_w(\text{URXSB})$ Pulse duration, receive start bit | 0.96U | 1.05U | ns |

(1) U = UART baud time = 1/programmed baud rate.

Table 5-95. Switching Characteristics Over Recommended Operating Conditions for UARTx Transmit⁽¹⁾ (see Figure 5-63)

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|--|-------|-----------------------------------|----------------------|
| 1 | $f_{(\text{baud})}$ Maximum programmable baud rate | | D/E ⁽²⁾ ⁽³⁾ | MBaud ⁽⁴⁾ |
| 2 | $t_w(\text{UTXDB})$ Pulse duration, transmit data bit (TXDn) | U - 2 | U + 2 | ns |
| 3 | $t_w(\text{UTXSB})$ Pulse duration, transmit start bit | U - 2 | U + 2 | ns |

(1) U = UART baud time = 1/programmed baud rate.

(2) D = UART input clock in MHz. The UART(s) input clock source is PLL0_SYSCLK2.

(3) E = UART divisor x UART sampling rate. The UART divisor is set through the UART divisor latch registers (DLL and DLH). The UART sampling rate is set through the over-sampling mode select bit (OSM_SEL) of the UART mode definition register (MDR).

(4) Baud rate is not indicative of data rate. Actual data rate will be limited by system factors such as EDMA loading, EMIF loading, system frequency, etc.




Figure 5-63. UART Transmit/Receive Timing

5.26 USB1 Host Controller Registers (USB1.1 OHCI)

All the device USB interfaces are compliant with Universal Serial Bus Specification, Revision 1.1.

Table 5-96 is the list of USB Host Controller registers.

Table 5-96. USB1 Host Controller Registers

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|--------------|--------------------|--|
| 0x01E2 5000 | HCREVISION | OHCI Revision Number Register |
| 0x01E2 5004 | HCCONTROL | HC Operating Mode Register |
| 0x01E2 5008 | HCCOMMANDSTATUS | HC Command and Status Register |
| 0x01E2 500C | HCINTERRUPTSTATUS | HC Interrupt and Status Register |
| 0x01E2 5010 | HCINTERRUPTENABLE | HC Interrupt Enable Register |
| 0x01E2 5014 | HCINTERRUPTDISABLE | HC Interrupt Disable Register |
| 0x01E2 5018 | HCHCCA | HC HCAA Address Register ⁽¹⁾ |
| 0x01E2 501C | HCPERIODCURRENTED | HC Current Periodic Register ⁽¹⁾ |
| 0x01E2 5020 | HCCONTROLHEADED | HC Head Control Register ⁽¹⁾ |
| 0x01E2 5024 | HCCONTROLCURRENTED | HC Current Control Register ⁽¹⁾ |
| 0x01E2 5028 | HCBULKHEADED | HC Head Bulk Register ⁽¹⁾ |
| 0x01E2 502C | HCBULKCURRENTED | HC Current Bulk Register ⁽¹⁾ |
| 0x01E2 5030 | HCDONEHEAD | HC Head Done Register ⁽¹⁾ |
| 0x01E2 5034 | HCFMINTERVAL | HC Frame Interval Register |
| 0x01E2 5038 | HCFMREMAINING | HC Frame Remaining Register |
| 0x01E2 503C | HCFMNUMBER | HC Frame Number Register |
| 0x01E2 5040 | HCPERIODICSTART | HC Periodic Start Register |
| 0x01E2 5044 | HCLSTHRESHOLD | HC Low-Speed Threshold Register |
| 0x01E2 5048 | HCRHDESCRIPTORA | HC Root Hub A Register |
| 0x01E2 504C | HCRHDESCRIPTORB | HC Root Hub B Register |
| 0x01E2 5050 | HCRHSTATUS | HC Root Hub Status Register |
| 0x01E2 5054 | HCRHPORTSTATUS1 | HC Port 1 Status and Control Register ⁽²⁾ |
| 0x01E2 5058 | HCRHPORTSTATUS2 | HC Port 2 Status and Control Register ⁽³⁾ |

- (1) Restrictions apply to the physical addresses used in these registers.
- (2) Connected to the integrated USB1.1 phy pins (USB1_DM, USB1_DP).
- (3) Although the controller implements two ports, the second port cannot be used.

Table 5-97. Switching Characteristics Over Recommended Operating Conditions for USB1

| No. | PARAMETER | LOW SPEED | | FULL SPEED | | UNIT |
|-----|--|--------------------|--------------------|--------------------|--------------------|------|
| | | MIN | MAX | MIN | MAX | |
| U1 | t _r Rise time, USB1_DP and USB1_DM signals ⁽¹⁾ | 75 ⁽¹⁾ | 300 ⁽¹⁾ | 4 ⁽¹⁾ | 20 ⁽¹⁾ | ns |
| U2 | t _f Fall time, USB1_DP and USB1_DM signals ⁽¹⁾ | 75 ⁽¹⁾ | 300 ⁽¹⁾ | 4 ⁽¹⁾ | 20 ⁽¹⁾ | ns |
| U3 | t _{RFM} Rise/Fall time matching ⁽²⁾ | 80 ⁽²⁾ | 120 ⁽²⁾ | 90 ⁽²⁾ | 110 ⁽²⁾ | % |
| U4 | V _{CRS} Output signal cross-over voltage ⁽¹⁾ | 1.3 ⁽¹⁾ | 2 ⁽¹⁾ | 1.3 ⁽¹⁾ | 2 ⁽¹⁾ | V |
| U5 | t _j Differential propagation jitter ⁽³⁾ | -25 ⁽³⁾ | 25 ⁽³⁾ | -2 ⁽³⁾ | 2 ⁽³⁾ | ns |
| U6 | f _{op} Operating frequency ⁽⁴⁾ | | 1.5 | | 12 | MHz |

- (1) Low Speed: C_L = 200 pF. High Speed: C_L = 50pF
- (2) t_{RFM} = (t_r/t_f) × 100
- (3) t_{jr} = t_{px(1)} - t_{px(0)}
- (4) f_{op} = 1/t_{per}

5.26.1 USB1 Unused Signal Configuration

If USB1 is unused, then the USB1 signals should be configured as shown in Section 5.4.

5.27 USB0 OTG (USB2.0 OTG)

The OMAP-L137 USB2.0 peripheral supports the following features:

- USB 2.0 peripheral at speeds high speed (HS: 480 Mb/s) and full speed (FS: 12 Mb/s)
- USB 2.0 host at speeds HS, FS, and low speed (LS: 1.5 Mb/s)
- All transfer modes (control, bulk, interrupt, and isochronous)
- 4 Transmit (TX) and 4 Receive (RX) endpoints in addition to endpoint 0
- FIFO RAM
 - 4K endpoint
 - Programmable size
- Integrated USB 2.0 High Speed PHY
- Connects to a standard Charge Pump for VBUS 5 V generation
- RNDIS mode for accelerating RNDIS type protocols using short packet termination over USB

Important Notice: On the original device pinout (marked "A" in the lower right corner of the package), pins USB0_VSSA33 (H4) and USB0_VSSA (F3) were connected to ground outside the package. For more robust ESD performance, the USB0 ground references are now connected inside the package on packages marked "B" and the package pins are unconnected. This change will require that any external filter circuits previously referenced to ground at these pins will need to reference the board ground instead.

Important Notice: The USB0 controller module clock (PLL0_SYSCLK2) must be greater than 30 MHz for proper operation of the USB controller. A clock rate of 60 MHz or greater is recommended to avoid data throughput reduction.

Table 5-98 is the list of USB OTG registers.

Table 5-98. Universal Serial Bus OTG (USB0) Registers

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|--------------|-------------|--|
| 0x01E0 0000 | REVID | Revision Register |
| 0x01E0 0004 | CTRLR | Control Register |
| 0x01E0 0008 | STATR | Status Register |
| 0x01E0 000C | EMUR | Emulation Register |
| 0x01E0 0010 | MODE | Mode Register |
| 0x01E0 0014 | AUTOREQ | Autorequest Register |
| 0x01E0 0018 | SRPFIXTIME | SRP Fix Time Register |
| 0x01E0 001C | TEARDOWN | Teardown Register |
| 0x01E0 0020 | INTSRCR | USB Interrupt Source Register |
| 0x01E0 0024 | INTSETR | USB Interrupt Source Set Register |
| 0x01E0 0028 | INTCLRR | USB Interrupt Source Clear Register |
| 0x01E0 002C | INTMSKR | USB Interrupt Mask Register |
| 0x01E0 0030 | INTMSKSETR | USB Interrupt Mask Set Register |
| 0x01E0 0034 | INTMSKCLRR | USB Interrupt Mask Clear Register |
| 0x01E0 0038 | INTMASKEDR | USB Interrupt Source Masked Register |
| 0x01E0 003C | EOIR | USB End of Interrupt Register |
| 0x01E0 0040 | - | Reserved |
| 0x01E0 0050 | GENRNDISSZ1 | Generic RNDIS Size EP1 |
| 0x01E0 0054 | GENRNDISSZ2 | Generic RNDIS Size EP2 |
| 0x01E0 0058 | GENRNDISSZ3 | Generic RNDIS Size EP3 |
| 0x01E0 005C | GENRNDISSZ4 | Generic RNDIS Size EP4 |
| 0x01E0 0400 | FADDR | Function Address Register |
| 0x01E0 0401 | POWER | Power Management Register |
| 0x01E0 0402 | INTRTX | Interrupt Register for Endpoint 0 plus Transmit Endpoints 1 to 4 |

Table 5-98. Universal Serial Bus OTG (USB0) Registers (continued)

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|--|-----------------|--|
| 0x01E0 0404 | INTRRX | Interrupt Register for Receive Endpoints 1 to 4 |
| 0x01E0 0406 | INTRTXE | Interrupt Enable Register for INTRTX |
| 0x01E0 0408 | INTRRXE | Interrupt Enable Register for INTRRX |
| 0x01E0 040A | INTRUSB | Interrupt Register for Common USB Interrupts |
| 0x01E0 040B | INTRUSBE | Interrupt Enable Register for INTRUSB |
| 0x01E0 040C | FRAME | Frame Number Register |
| 0x01E0 040E | INDEX | Index Register for Selecting the Endpoint Status and Control Registers |
| 0x01E0 040F | TESTMODE | Register to Enable the USB 2.0 Test Modes |
| INDEXED REGISTERS | | |
| These registers operate on the endpoint selected by the INDEX register | | |
| 0x01E0 0410 | TXMAXP | Maximum Packet Size for Peripheral/Host Transmit Endpoint (Index register set to select Endpoints 1-4 only) |
| 0x01E0 0412 | PERI_CSR0 | Control Status Register for Endpoint 0 in Peripheral Mode. (Index register set to select Endpoint 0) |
| | HOST_CSR0 | Control Status Register for Endpoint 0 in Host Mode. (Index register set to select Endpoint 0) |
| | PERI_TXCSR | Control Status Register for Peripheral Transmit Endpoint. (Index register set to select Endpoints 1-4) |
| | HOST_TXCSR | Control Status Register for Host Transmit Endpoint. (Index register set to select Endpoints 1-4) |
| 0x01E0 0414 | RXMAXP | Maximum Packet Size for Peripheral/Host Receive Endpoint (Index register set to select Endpoints 1-4 only) |
| 0x01E0 0416 | PERI_RXCSR | Control Status Register for Peripheral Receive Endpoint. (Index register set to select Endpoints 1-4) |
| | HOST_RXCSR | Control Status Register for Host Receive Endpoint. (Index register set to select Endpoints 1-4) |
| 0x01E0 0418 | COUNT0 | Number of Received Bytes in Endpoint 0 FIFO. (Index register set to select Endpoint 0) |
| | RXCOUNT | Number of Bytes in Host Receive Endpoint FIFO. (Index register set to select Endpoints 1-4) |
| 0x01E0 041A | HOST_TYPE0 | Defines the speed of Endpoint 0 |
| | HOST_TXTYPE | Sets the operating speed, transaction protocol and peripheral endpoint number for the host Transmit endpoint. (Index register set to select Endpoints 1-4 only) |
| 0x01E0 041B | HOST_NAKLIMIT0 | Sets the NAK response timeout on Endpoint 0. (Index register set to select Endpoint 0) |
| | HOST_TXINTERVAL | Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Transmit endpoint. (Index register set to select Endpoints 1-4 only) |
| 0x01E0 041C | HOST_RXTYPE | Sets the operating speed, transaction protocol and peripheral endpoint number for the host Receive endpoint. (Index register set to select Endpoints 1-4 only) |
| 0x01E0 041D | HOST_RXINTERVAL | Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Receive endpoint. (Index register set to select Endpoints 1-4 only) |
| 0x01E0 041F | CONFIGDATA | Returns details of core configuration. (Index register set to select Endpoint 0) |
| FIFO | | |
| 0x01E0 0420 | FIFO0 | Transmit and Receive FIFO Register for Endpoint 0 |
| 0x01E0 0424 | FIFO1 | Transmit and Receive FIFO Register for Endpoint 1 |
| 0x01E0 0428 | FIFO2 | Transmit and Receive FIFO Register for Endpoint 2 |
| 0x01E0 042C | FIFO3 | Transmit and Receive FIFO Register for Endpoint 3 |
| 0x01E0 0430 | FIFO4 | Transmit and Receive FIFO Register for Endpoint 4 |
| OTG DEVICE CONTROL | | |

Table 5-98. Universal Serial Bus OTG (USB0) Registers (continued)

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---|------------|--|
| 0x01E0 0460 | DEVCTL | Device Control Register |
| DYNAMIC FIFO CONTROL | | |
| 0x01E0 0462 | TXFIFOSZ | Transmit Endpoint FIFO Size (Index register set to select Endpoints 1-4 only) |
| 0x01E0 0463 | RXFIFOSZ | Receive Endpoint FIFO Size (Index register set to select Endpoints 1-4 only) |
| 0x01E0 0464 | TXFIFOADDR | Transmit Endpoint FIFO Address (Index register set to select Endpoints 1-4 only) |
| 0x01E0 0466 | RXFIFOADDR | Receive Endpoint FIFO Address (Index register set to select Endpoints 1-4 only) |
| 0x01E0 046C | HWVERS | Hardware Version Register |
| TARGET ENDPOINT 0 CONTROL REGISTERS, VALID ONLY IN HOST MODE | | |
| 0x01E0 0480 | TXFUNCADDR | Address of the target function that has to be accessed through the associated Transmit Endpoint. |
| 0x01E0 0482 | TXHUBADDR | Address of the hub that has to be accessed through the associated Transmit Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |
| 0x01E0 0483 | TXHUBPORT | Port of the hub that has to be accessed through the associated Transmit Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |
| 0x01E0 0484 | RXFUNCADDR | Address of the target function that has to be accessed through the associated Receive Endpoint. |
| 0x01E0 0486 | RXHUBADDR | Address of the hub that has to be accessed through the associated Receive Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |
| 0x01E0 0487 | RXHUBPORT | Port of the hub that has to be accessed through the associated Receive Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |
| TARGET ENDPOINT 1 CONTROL REGISTERS, VALID ONLY IN HOST MODE | | |
| 0x01E0 0488 | TXFUNCADDR | Address of the target function that has to be accessed through the associated Transmit Endpoint. |
| 0x01E0 048A | TXHUBADDR | Address of the hub that has to be accessed through the associated Transmit Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |
| 0x01E0 048B | TXHUBPORT | Port of the hub that has to be accessed through the associated Transmit Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |
| 0x01E0 048C | RXFUNCADDR | Address of the target function that has to be accessed through the associated Receive Endpoint. |
| 0x01E0 048E | RXHUBADDR | Address of the hub that has to be accessed through the associated Receive Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |
| 0x01E0 048F | RXHUBPORT | Port of the hub that has to be accessed through the associated Receive Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |
| TARGET ENDPOINT 2 CONTROL REGISTERS, VALID ONLY IN HOST MODE | | |
| 0x01E0 0490 | TXFUNCADDR | Address of the target function that has to be accessed through the associated Transmit Endpoint. |
| 0x01E0 0492 | TXHUBADDR | Address of the hub that has to be accessed through the associated Transmit Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |
| 0x01E0 0493 | TXHUBPORT | Port of the hub that has to be accessed through the associated Transmit Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |
| 0x01E0 0494 | RXFUNCADDR | Address of the target function that has to be accessed through the associated Receive Endpoint. |

Table 5-98. Universal Serial Bus OTG (USB0) Registers (continued)

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---|----------------|--|
| 0x01E0 0496 | RXHUBADDR | Address of the hub that has to be accessed through the associated Receive Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |
| 0x01E0 0497 | RXHUBPORT | Port of the hub that has to be accessed through the associated Receive Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |
| TARGET ENDPOINT 3 CONTROL REGISTERS, VALID ONLY IN HOST MODE | | |
| 0x01E0 0498 | TXFUNCADDR | Address of the target function that has to be accessed through the associated Transmit Endpoint. |
| 0x01E0 049A | TXHUBADDR | Address of the hub that has to be accessed through the associated Transmit Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |
| 0x01E0 049B | TXHUBPORT | Port of the hub that has to be accessed through the associated Transmit Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |
| 0x01E0 049C | RXFUNCADDR | Address of the target function that has to be accessed through the associated Receive Endpoint. |
| 0x01E0 049E | RXHUBADDR | Address of the hub that has to be accessed through the associated Receive Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |
| 0x01E0 049F | RXHUBPORT | Port of the hub that has to be accessed through the associated Receive Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |
| TARGET ENDPOINT 4 CONTROL REGISTERS, VALID ONLY IN HOST MODE | | |
| 0x01E0 04A0 | TXFUNCADDR | Address of the target function that has to be accessed through the associated Transmit Endpoint. |
| 0x01E0 04A2 | TXHUBADDR | Address of the hub that has to be accessed through the associated Transmit Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |
| 0x01E0 04A3 | TXHUBPORT | Port of the hub that has to be accessed through the associated Transmit Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |
| 0x01E0 04A4 | RXFUNCADDR | Address of the target function that has to be accessed through the associated Receive Endpoint. |
| 0x01E0 04A6 | RXHUBADDR | Address of the hub that has to be accessed through the associated Receive Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |
| 0x01E0 04A7 | RXHUBPORT | Port of the hub that has to be accessed through the associated Receive Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |
| CONTROL AND STATUS REGISTER FOR ENDPOINT 0 | | |
| 0x01E0 0502 | PERI_CSR0 | Control Status Register for Endpoint 0 in Peripheral Mode |
| | HOST_CSR0 | Control Status Register for Endpoint 0 in Host Mode |
| 0x01E0 0508 | COUNT0 | Number of Received Bytes in Endpoint 0 FIFO |
| 0x01E0 050A | HOST_TYPE0 | Defines the Speed of Endpoint 0 |
| 0x01E0 050B | HOST_NAKLIMIT0 | Sets the NAK Response Timeout on Endpoint 0 |
| 0x01E0 050F | CONFIGDATA | Returns details of core configuration. |
| CONTROL AND STATUS REGISTER FOR ENDPOINT 1 | | |
| 0x01E0 0510 | TXMAXP | Maximum Packet Size for Peripheral/Host Transmit Endpoint |
| 0x01E0 0512 | PERI_TXCSR | Control Status Register for Peripheral Transmit Endpoint (peripheral mode) |
| | HOST_TXCSR | Control Status Register for Host Transmit Endpoint (host mode) |
| 0x01E0 0514 | RXMAXP | Maximum Packet Size for Peripheral/Host Receive Endpoint |

Table 5-98. Universal Serial Bus OTG (USB0) Registers (continued)

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---|-----------------|--|
| 0x01E0 0516 | PERI_RXCSR | Control Status Register for Peripheral Receive Endpoint (peripheral mode) |
| | HOST_RXCSR | Control Status Register for Host Receive Endpoint (host mode) |
| 0x01E0 0518 | RXCOUNT | Number of Bytes in Host Receive endpoint FIFO |
| 0x01E0 051A | HOST_TXTYPE | Sets the operating speed, transaction protocol and peripheral endpoint number for the host Transmit endpoint. |
| 0x01E0 051B | HOST_TXINTERVAL | Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Transmit endpoint. |
| 0x01E0 051C | HOST_RXTYPE | Sets the operating speed, transaction protocol and peripheral endpoint number for the host Receive endpoint. |
| 0x01E0 051D | HOST_RXINTERVAL | Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Receive endpoint. |
| CONTROL AND STATUS REGISTER FOR ENDPOINT 2 | | |
| 0x01E0 0520 | TXMAXP | Maximum Packet Size for Peripheral/Host Transmit Endpoint |
| 0x01E0 0522 | PERI_TXCSR | Control Status Register for Peripheral Transmit Endpoint (peripheral mode) |
| | HOST_TXCSR | Control Status Register for Host Transmit Endpoint (host mode) |
| 0x01E0 0524 | RXMAXP | Maximum Packet Size for Peripheral/Host Receive Endpoint |
| 0x01E0 0526 | PERI_RXCSR | Control Status Register for Peripheral Receive Endpoint (peripheral mode) |
| | HOST_RXCSR | Control Status Register for Host Receive Endpoint (host mode) |
| 0x01E0 0528 | RXCOUNT | Number of Bytes in Host Receive endpoint FIFO |
| 0x01E0 052A | HOST_TXTYPE | Sets the operating speed, transaction protocol and peripheral endpoint number for the host Transmit endpoint. |
| 0x01E0 052B | HOST_TXINTERVAL | Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Transmit endpoint. |
| 0x01E0 052C | HOST_RXTYPE | Sets the operating speed, transaction protocol and peripheral endpoint number for the host Receive endpoint. |
| 0x01E0 052D | HOST_RXINTERVAL | Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Receive endpoint. |
| CONTROL AND STATUS REGISTER FOR ENDPOINT 3 | | |
| 0x01E0 0530 | TXMAXP | Maximum Packet Size for Peripheral/Host Transmit Endpoint |
| 0x01E0 0532 | PERI_TXCSR | Control Status Register for Peripheral Transmit Endpoint (peripheral mode) |
| | HOST_TXCSR | Control Status Register for Host Transmit Endpoint (host mode) |
| 0x01E0 0534 | RXMAXP | Maximum Packet Size for Peripheral/Host Receive Endpoint |
| 0x01E0 0536 | PERI_RXCSR | Control Status Register for Peripheral Receive Endpoint (peripheral mode) |
| | HOST_RXCSR | Control Status Register for Host Receive Endpoint (host mode) |
| 0x01E0 0538 | RXCOUNT | Number of Bytes in Host Receive endpoint FIFO |
| 0x01E0 053A | HOST_TXTYPE | Sets the operating speed, transaction protocol and peripheral endpoint number for the host Transmit endpoint. |
| 0x01E0 053B | HOST_TXINTERVAL | Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Transmit endpoint. |
| 0x01E0 053C | HOST_RXTYPE | Sets the operating speed, transaction protocol and peripheral endpoint number for the host Receive endpoint. |
| 0x01E0 053D | HOST_RXINTERVAL | Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Receive endpoint. |
| CONTROL AND STATUS REGISTER FOR ENDPOINT 4 | | |

Table 5-98. Universal Serial Bus OTG (USB0) Registers (continued)

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|--------------------------------|-----------------|--|
| 0x01E0 0540 | TXMAXP | Maximum Packet Size for Peripheral/Host Transmit Endpoint |
| 0x01E0 0542 | PERI_TXCSR | Control Status Register for Peripheral Transmit Endpoint (peripheral mode) |
| | HOST_TXCSR | Control Status Register for Host Transmit Endpoint (host mode) |
| 0x01E0 0544 | RXMAXP | Maximum Packet Size for Peripheral/Host Receive Endpoint |
| 0x01E0 0546 | PERI_RXCSR | Control Status Register for Peripheral Receive Endpoint (peripheral mode) |
| | HOST_RXCSR | Control Status Register for Host Receive Endpoint (host mode) |
| 0x01E0 0548 | RXCOUNT | Number of Bytes in Host Receive endpoint FIFO |
| 0x01E0 054A | HOST_TXTYPE | Sets the operating speed, transaction protocol and peripheral endpoint number for the host Transmit endpoint. |
| 0x01E0 054B | HOST_TXINTERVAL | Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Transmit endpoint. |
| 0x01E0 054C | HOST_RXTYPE | Sets the operating speed, transaction protocol and peripheral endpoint number for the host Receive endpoint. |
| 0x01E0 054D | HOST_RXINTERVAL | Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Receive endpoint. |
| DMA REGISTERS | | |
| 0x01E0 1000 | DMAREVID | DMA Revision Register |
| 0x01E0 1004 | TDFDQ | DMA Teardown Free Descriptor Queue Control Register |
| 0x01E0 1008 | DMAEMU | DMA Emulation Control Register |
| 0x01E0 1800 | TXGCR[0] | Transmit Channel 0 Global Configuration Register |
| 0x01E0 1808 | RXGCR[0] | Receive Channel 0 Global Configuration Register |
| 0x01E0 180C | RXHPCRA[0] | Receive Channel 0 Host Packet Configuration Register A |
| 0x01E0 1810 | RXHPCRB[0] | Receive Channel 0 Host Packet Configuration Register B |
| 0x01E0 1820 | TXGCR[1] | Transmit Channel 1 Global Configuration Register |
| 0x01E0 1828 | RXGCR[1] | Receive Channel 1 Global Configuration Register |
| 0x01E0 182C | RXHPCRA[1] | Receive Channel 1 Host Packet Configuration Register A |
| 0x01E0 1830 | RXHPCRB[1] | Receive Channel 1 Host Packet Configuration Register B |
| 0x01E0 1840 | TXGCR[2] | Transmit Channel 2 Global Configuration Register |
| 0x01E0 1848 | RXGCR[2] | Receive Channel 2 Global Configuration Register |
| 0x01E0 184C | RXHPCRA[2] | Receive Channel 2 Host Packet Configuration Register A |
| 0x01E0 1850 | RXHPCRB[2] | Receive Channel 2 Host Packet Configuration Register B |
| 0x01E0 1860 | TXGCR[3] | Transmit Channel 3 Global Configuration Register |
| 0x01E0 1868 | RXGCR[3] | Receive Channel 3 Global Configuration Register |
| 0x01E0 186C | RXHPCRA[3] | Receive Channel 3 Host Packet Configuration Register A |
| 0x01E0 1870 | RXHPCRB[3] | Receive Channel 3 Host Packet Configuration Register B |
| 0x01E0 2000 | DMA_SCHED_CTRL | DMA Scheduler Control Register |
| 0x01E0 2800 | WORD[0] | DMA Scheduler Table Word 0 |
| 0x01E0 2804 | WORD[1] | DMA Scheduler Table Word 1 |
| ... | ... | ... |
| 0x01E0 28FC | WORD[63] | DMA Scheduler Table Word 63 |
| QUEUE MANAGER REGISTERS | | |
| 0x01E0 4000 | QMGRREVID | Queue Manager Revision Register |
| 0x01E0 4008 | DIVERSION | Queue Diversion Register |
| 0x01E0 4020 | FDBSC0 | Free Descriptor/Buffer Starvation Count Register 0 |
| 0x01E0 4024 | FDBSC1 | Free Descriptor/Buffer Starvation Count Register 1 |
| 0x01E0 4028 | FDBSC2 | Free Descriptor/Buffer Starvation Count Register 2 |

ADVANCE INFORMATION

Table 5-98. Universal Serial Bus OTG (USB0) Registers (continued)

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|--------------|---------------|--|
| 0x01E0 402C | FDBSC3 | Free Descriptor/Buffer Starvation Count Register 3 |
| 0x01E0 4080 | LRAM0BASE | Linking RAM Region 0 Base Address Register |
| 0x01E0 4084 | LRAM0SIZE | Linking RAM Region 0 Size Register |
| 0x01E0 4088 | LRAM1BASE | Linking RAM Region 1 Base Address Register |
| 0x01E0 4090 | PEND0 | Queue Pending Register 0 |
| 0x01E0 4094 | PEND1 | Queue Pending Register 1 |
| 0x01E0 5000 | QMEMRBASE[0] | Memory Region 0 Base Address Register |
| 0x01E0 5004 | QMEMRCTRL[0] | Memory Region 0 Control Register |
| 0x01E0 5010 | QMEMRBASE[1] | Memory Region 1 Base Address Register |
| 0x01E0 5014 | QMEMRCTRL[1] | Memory Region 1 Control Register |
| ... | ... | ... |
| 0x01E0 50F0 | QMEMRBASE[15] | Memory Region 15 Base Address Register |
| 0x01E0 50F4 | QMEMRCTRL[15] | Memory Region 15 Control Register |
| 0x01E0 600C | CTRLD[0] | Queue Manager Queue 0 Control Register D |
| 0x01E0 601C | CTRLD[1] | Queue Manager Queue 1 Control Register D |
| ... | ... | ... |
| 0x01E0 63FC | CTRLD[63] | Queue Manager Queue 63 Status Register D |
| 0x01E0 6800 | QSTAT[A][0] | Queue Manager Queue 0 Status Register A |
| 0x01E0 6804 | QSTAT[B][0] | Queue Manager Queue 0 Status Register B |
| 0x01E0 6808 | QSTAT[C][0] | Queue Manager Queue 0 Status Register C |
| 0x01E0 6810 | QSTAT[A][1] | Queue Manager Queue 1 Status Register A |
| 0x01E0 6814 | QSTAT[B][1] | Queue Manager Queue 1 Status Register B |
| 0x01E0 6818 | QSTAT[C][1] | Queue Manager Queue 1 Status Register C |
| ... | ... | ... |
| 0x01E0 6BF0 | QSTAT[A][63] | Queue Manager Queue 63 Status Register A |
| 0x01E0 6BF4 | QSTAT[B][63] | Queue Manager Queue 63 Status Register B |
| 0x01E0 6BF8 | QSTAT[C][63] | Queue Manager Queue 63 Status Register C |

5.27.1 USB2.0 Electrical Data/Timing

The USB PHY PLL can support input clock of the following frequencies: 12.0 MHz, 13.0 MHz, 19.2 MHz, 20.0 MHz, 24.0 MHz, 26.0 MHz, 38.4 MHz, 40.0 MHz or 48.0 MHz. USB_REFCLKIN jitter tolerance is 50 ppm maximum.

Table 5-99. Switching Characteristics Over Recommended Operating Conditions for USB2.0 (see Figure 5-64)

| No. | PARAMETER | LOW SPEED 1.5 Mbps | | FULL SPEED 12 Mbps | | HIGH SPEED 480 Mbps | | UNIT |
|-----|---|-----------------------|------|-----------------------|------|------------------------|----------------|-------------------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | |
| 1 | $t_{r(D)}$ Rise time, USB0_DP and USB0_DM signals ⁽¹⁾ | 75 | 300 | 4 | 20 | 0.5 | | ns |
| 2 | $t_{f(D)}$ Fall time, USB0_DP and USB0_DM signals ⁽¹⁾ | 75 | 300 | 4 | 20 | 0.5 | | ns |
| 3 | t_{rFM} Rise/Fall time, matching ⁽²⁾ | 80 | 120 | 90 | 111 | – | – | % |
| 4 | V_{CRS} Output signal cross-over voltage ⁽¹⁾ | 1.3 | 2 | 1.3 | 2 | – | – | V |
| 5 | $t_{j(source)NT}$ Source (Host) Driver jitter, next transition | | 2 | | 2 | | | ⁽³⁾ ns |
| | $t_{j(FUNC)NT}$ Function Driver jitter, next transition | | 25 | | 2 | | ⁽³⁾ | ns |
| 6 | $t_{j(source)PT}$ Source (Host) Driver jitter, paired transition ⁽⁴⁾ | | 1 | | 1 | | ⁽³⁾ | ns |
| | $t_{j(FUNC)PT}$ Function Driver jitter, paired transition | | 10 | | 1 | | ⁽³⁾ | ns |
| 7 | $t_{w(EOPT)}$ Pulse duration, EOP transmitter ⁽⁵⁾ | 1250 | 1500 | 160 | 175 | – | – | ns |
| 8 | $t_{w(EOPR)}$ Pulse duration, EOP receiver ⁽⁵⁾ | 670 | | 82 | | – | | ns |
| 9 | $t_{(DRATE)}$ Data Rate | | 1.5 | | 12 | | 480 | Mb/s |
| 10 | Z_{DRV} Driver Output Resistance | – | – | 40.5 | 49.5 | 40.5 | 49.5 | Ω |
| 11 | Z_{INP} Receiver Input Impedance | 100k | | 100k | | - | - | Ω |

- (1) Low Speed: $C_L = 200$ pF, Full Speed: $C_L = 50$ pF, High Speed: $C_L = 50$ pF
- (2) $t_{RFM} = (t_r/t_f) \times 100$. [Excluding the first transaction from the Idle state.]
- (3) For more detailed information, see the Universal Serial Bus Specification Revision 2.0, Chapter 7. Electrical.
- (4) $t_{jr} = t_{px(1)} - t_{px(0)}$
- (5) Must accept as valid EOP




Figure 5-64. USB0 Integrated Transceiver Interface Timing

5.27.2 USB0 Unused Signal Configuration

If USB0 is unused, then the USB0 signals should be configured as shown in Section 5.4.

ADVANCE INFORMATION

5.28 Host-Port Interface (UHPI)

5.28.1 HPI Device-Specific Information

The device includes a user-configurable 16-bit Host-port interface (HPI16). See the *OMAP-L137 Applications Processor DSP Peripherals Overview Reference Guide*. ([SPRUGA6](#)) for more details.

5.28.2 HPI Peripheral Register Description(s)

Table 5-100. HPI Control Registers

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION | COMMENTS |
|-----------------------|-----------------------------|---|---|
| 0x01E1 0000 | PID | Peripheral Identification Register | |
| 0x01E1 0004 | PWREMU_MGMT | HPI power and emulation management register | The CPU has read/write access to the PWREMU_MGMT register. |
| 0x01E1 0008 | - | Reserved | |
| 0x01E1 000C | GPIO_EN | General Purpose IO Enable Register | |
| 0x01E1 0010 | GPIO_DIR1 | General Purpose IO Direction Register 1 | |
| 0x01E1 0014 | GPIO_DAT1 | General Purpose IO Data Register 1 | |
| 0x01E1 0018 | GPIO_DIR2 | General Purpose IO Direction Register 2 | |
| 0x01E1 001C | GPIO_DAT2 | General Purpose IO Data Register 2 | |
| 0x01E1 0020 | GPIO_DIR3 | General Purpose IO Direction Register 3 | |
| 0x01E1 0024 | GPIO_DAT3 | General Purpose IO Data Register 3 | |
| 01E1 0028 | - | Reserved | |
| 01E1 002C | - | Reserved | |
| 01E1 0030 | HPIC | HPI control register | The Host and the CPU both have read/write access to the HPIC register. |
| 01E1 0034 | HPIA (HPIAW) ⁽¹⁾ | HPI address register (Write) | The Host has read/write access to the HPIA registers. The CPU has only read access to the HPIA registers. |
| 01E1 0038 | HPIA (HPIAR) ⁽¹⁾ | HPI address register (Read) | |
| 01E1 000C - 01E1 07FF | - | Reserved | |

- (1) There are two 32-bit HPIA registers: HPIAR for read operations and HPIAW for write operations. The HPI can be configured such that HPIAR and HPIAW act as a single 32-bit HPIA (single-HPIA mode) or as two separate 32-bit HPIAs (dual-HPIA mode) from the perspective of the Host. The CPU can access HPIAW and HPIAR independently.

5.28.3 HPI Electrical Data/Timing

Table 5-101. Timing Requirements for Host-Port Interface Cycles^{(1) (2)}

| No. | PARAMETER | | MIN | MAX | UNIT |
|-----|----------------------|---|-----|-----|------|
| 1 | $t_{su}(SELV-HSTBL)$ | Setup time, select signals ⁽³⁾ valid before $\overline{UHPI_HSTROBE}$ low | 5 | | ns |
| 2 | $t_h(HSTBL-SELV)$ | Hold time, select signals ⁽³⁾ valid after $\overline{UHPI_HSTROBE}$ low | 2 | | ns |
| 3 | $t_w(HSTBL)$ | Pulse duration, $\overline{UHPI_HSTROBE}$ active low | 15 | | ns |
| 4 | $t_w(HSTBH)$ | Pulse duration, $\overline{UHPI_HSTROBE}$ inactive high between consecutive accesses | 2M | | ns |
| 9 | $t_{su}(SELV-HASL)$ | Setup time, selects signals valid before $\overline{UHPI_HAS}$ low | 5 | | ns |
| 10 | $t_h(HASL-SELV)$ | Hold time, select signals valid after $\overline{UHPI_HAS}$ low | 2 | | ns |
| 11 | $t_{su}(HDV-HSTBH)$ | Setup time, host data valid before $\overline{UHPI_HSTROBE}$ high | 5 | | ns |
| 12 | $t_h(HSTBH-HDV)$ | Hold time, host data valid after $\overline{UHPI_HSTROBE}$ high | 2 | | ns |
| 13 | $t_h(HRDYL-HSTBH)$ | Hold time, $\overline{UHPI_HSTROBE}$ high after $\overline{UHPI_HRDY}$ low. $\overline{UHPI_HSTROBE}$ should not be inactivated until $\overline{UHPI_HRDY}$ is active (low); otherwise, HPI writes will not complete properly. | 2 | | ns |
| 16 | $t_{su}(HASL-HSTBL)$ | Setup time, $\overline{UHPI_HAS}$ low before $\overline{UHPI_HSTROBE}$ low | 2 | | ns |
| 17 | $t_h(HSTBL-HASH)$ | Hold time, $\overline{UHPI_HAS}$ low after $\overline{UHPI_HSTROBE}$ low | 2 | | ns |

- (1) $\overline{UHPI_HSTROBE}$ refers to the following logical operation on $\overline{UHPI_HCS}$, $\overline{UHPI_HDS1}$, and $\overline{UHPI_HDS2}$: $[\text{NOT}(\overline{UHPI_HDS1} \text{ XOR } \overline{UHPI_HDS2})] \text{ OR } \overline{UHPI_HCS}$.
- (2) $M = \text{SYSCLK2 period (CPU clock frequency)/2}$ in ns. For example, when running parts at 300 MHz, use $M = 6.67$ ns.
- (3) Select signals include: $\text{HCNTL}[1:0]$, HR/\overline{W} and HHWIL .

ADVANCE INFORMATION

Table 5-102. Switching Characteristics for Host-Port Interface Cycles^{(1) (2) (3)}


| No. | PARAMETER | | MIN | MAX | UNIT |
|-----|----------------------|--|-----|-----|------|
| 5 | $t_{d(HSTBL-HRDYV)}$ | Delay time, $\overline{HSTROBE}$ low to \overline{HRDY} valid | | 12 | ns |
| 5a | $t_{d(HASL-HRDYV)}$ | Delay time, \overline{HAS} low to \overline{HRDY} valid | | 13 | |
| 6 | $t_{en(HSTBL-HDLZ)}$ | Enable time, HD driven from $\overline{HSTROBE}$ low | 2 | | ns |
| 7 | $t_{d(HRDYL-HDV)}$ | Delay time, \overline{HRDY} low to HD valid | | 0 | ns |
| 8 | $t_{oh(HSTBH-HDV)}$ | Output hold time, HD valid after $\overline{HSTROBE}$ high | 1.5 | | ns |
| 14 | $t_{dis(HSTBH-HDZ)}$ | Disable time, HD high-impedance from $\overline{HSTROBE}$ high | | 12 | ns |
| 15 | $t_{d(HSTBL-HDV)}$ | Delay time, $\overline{HSTROBE}$ low to HD valid | | 15 | ns |
| 18 | $t_{d(HSTBH-HRDYV)}$ | Delay time, $\overline{HSTROBE}$ high to \overline{HRDY} valid | | 12 | ns |

(1) $M = \text{SYSCLK2 period (CPU clock frequency)}/2$ in ns.

(2) $\overline{HSTROBE}$ refers to the following logical operation on \overline{HCS} , $\overline{HDS1}$, and $\overline{HDS2}$: $[\text{NOT}(\overline{HDS1} \text{ XOR } \overline{HDS2})] \text{ OR } \overline{HCS}$.

(3) By design, whenever \overline{HCS} is driven inactive (high), HPI will drive \overline{HRDY} active (low).


ADVANCE INFORMATION



- A. $\overline{\text{UHPI_HSTROBE}}$ refers to the following logical operation on $\overline{\text{UHPI_HCS}}$, $\overline{\text{UHPI_HDS1}}$, and $\overline{\text{UHPI_HDS2}}$: $[\text{NOT}(\text{HDS1 XOR HDS2})] \text{ OR } \overline{\text{UHPI_HCS}}$.
- B. Depending on the type of write or read operation (HPID without auto-incrementing; HPIA, HPIC, or HPID with auto-incrementing) and the state of the FIFO, transitions on $\overline{\text{UHPI_HRDY}}$ may or may not occur.
- C. $\overline{\text{UHPI_HCS}}$ reflects typical $\overline{\text{UHPI_HCS}}$ behavior when $\overline{\text{UHPI_HSTROBE}}$ assertion is caused by $\overline{\text{UHPI_HDS1}}$ or $\overline{\text{UHPI_HDS2}}$. $\overline{\text{UHPI_HCS}}$ timing requirements are reflected by parameters for $\overline{\text{UHPI_HSTROBE}}$.
- D. The diagram above assumes $\overline{\text{UHPI_HAS}}$ has been pulled high.


Figure 5-65. UHPI Read Timing ($\overline{\text{HAS}}$ Not Used, Tied High)

ADVANCE INFORMATION




- A. For correct operation, strobe the $\overline{\text{UHPI_HAS}}$ signal only once per $\overline{\text{UHPI_HSTROBE}}$ active cycle.
- B. $\overline{\text{UHPI_HSTROBE}}$ refers to the following logical operation on $\overline{\text{UHPI_HCS}}$, $\overline{\text{UHPI_HDS1}}$, and $\overline{\text{UHPI_HDS2}}$: $[\text{NOT}(\overline{\text{UHPI_HDS1}} \text{ XOR } \overline{\text{UHPI_HDS2}})] \text{ OR } \overline{\text{UHPI_HCS}}$.

Figure 5-66. UHPI Read Timing (HAS Used)



- A. $\overline{\text{UHPI_HSTROBE}}$ refers to the following logical operation on $\overline{\text{UHPI_HCS}}$, $\overline{\text{UHPI_HDS1}}$, and $\overline{\text{UHPI_HDS2}}$: $[\text{NOT}(\text{HDS1 XOR HDS2})] \text{ OR } \overline{\text{UHPI_HCS}}$.
- B. Depending on the type of write or read operation (HPID without auto-incrementing; HPIA, HPIC, or HPID with auto-incrementing) and the state of the FIFO, transitions on $\overline{\text{UHPI_HRDY}}$ may or may not occur.
- C. $\overline{\text{UHPI_HCS}}$ reflects typical $\overline{\text{UHPI_HCS}}$ behavior when $\overline{\text{UHPI_HSTROBE}}$ assertion is caused by $\overline{\text{UHPI_HDS1}}$ or $\overline{\text{UHPI_HDS2}}$. $\overline{\text{UHPI_HCS}}$ timing requirements are reflected by parameters for $\overline{\text{UHPI_HSTROBE}}$.
- D. The diagram above assumes $\overline{\text{UHPI_HAS}}$ has been pulled high.

Figure 5-67. UHPI Write Timing ($\overline{\text{HAS}}$ Not Used, Tied High)



- A. For correct operation, strobe the $\overline{\text{UHPI_HAS}}$ signal only once per $\overline{\text{UHPI_HSTROBE}}$ active cycle.
- B. $\overline{\text{UHPI_HSTROBE}}$ refers to the following logical operation on $\overline{\text{UHPI_HCS}}$, $\overline{\text{UHPI_HDS1}}$, and $\overline{\text{UHPI_HDS2}}$: $[\text{NOT}(\overline{\text{UHPI_HDS1}} \text{ XOR } \overline{\text{UHPI_HDS2}})] \text{ OR } \overline{\text{UHPI_HCS}}$.

Figure 5-68. UHPI Write Timing ($\overline{\text{HAS}}$ Used)

5.29 Power and Sleep Controller (PSC)

The Power and Sleep Controllers (PSC) are responsible for managing transitions of system power on/off, clock on/off, resets (device level and module level). It is used primarily to provide granular power control for on chip modules (peripherals and CPU). A PSC module consists of a Global PSC (GPSC) and a set of Local PSCs (LPSCs). The GPSC contains memory mapped registers, PSC interrupts, a state machine for each peripheral/module it controls. An LPSC is associated with every module that is controlled by the PSC and provides clock and reset control.

The PSC includes the following features:

- Provides a software interface to:
 - Control module clock enable/disable
 - Control module reset
 - Control CPU local reset
- Supports ICEpick TAP Router power, clock and reset features. For details on ICEpick features see <http://tiexpressdsp.com/wiki/index.php?title=ICEPICK>.

Table 5-103. Power and Sleep Controller (PSC) Registers

| PSC0 BYTE ADDRESS | PSC1 BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|------------------------------|------------------------------|------------------|--|
| 0x01C1 0000 | 0x01E2 7000 | REVID | Peripheral Revision and Class Information Register |
| 0x01C1 0018 | 0x01E2 7018 | INTEVAL | Interrupt Evaluation Register |
| 0x01C1 0040 | 0x01E2 7040 | MERRPR0 | Module Error Pending Register 0 (module 0-15) (PSC0) Module Error Pending Register 0 (module 0-31) (PSC1) |
| 0x01C1 0050 | 0x01E2 7050 | MERRCR0 | Module Error Clear Register 0 (module 0-15) (PSC0) Module Error Clear Register 0 (module 0-31) (PSC1) |
| 0x01C1 0060 | 0x01E2 7060 | PERRPR | Power Error Pending Register |
| 0x01C1 0068 | 0x01E2 7068 | PERRCR | Power Error Clear Register |
| 0x01C1 0120 | 0x01E2 7120 | PTCMD | Power Domain Transition Command Register |
| 0x01C1 0128 | 0x01E2 7128 | PTSTAT | Power Domain Transition Status Register |
| 0x01C1 0200 | 0x01E2 7200 | PDSTAT0 | Power Domain 0 Status Register |
| 0x01C1 0204 | 0x01E2 7204 | PDSTAT1 | Power Domain 1 Status Register |
| 0x01C1 0300 | 0x01E2 7300 | PDCTL0 | Power Domain 0 Control Register |
| 0x01C1 0304 | 0x01E2 7304 | PDCTL1 | Power Domain 1 Control Register |
| 0x01C1 0400 | 0x01E2 7400 | PDCFG0 | Power Domain 0 Configuration Register |
| 0x01C1 0404 | 0x01E2 7404 | PDCFG1 | Power Domain 1 Configuration Register |
| 0x01C1 0800 - 0x01C1 083C | 0x01E2 7800 - 0x01E2 787C | MDSTAT0-MDSTAT15 | Module Status <i>n</i> Register (modules 0-15) (PSC0) |
| | | MDSTAT0-MDSTAT31 | Module Status <i>n</i> Register (modules 0-31) (PSC1) |
| 0x01C1 0A00 - 0x01C1 0A3C | 0x01E2 7A00 - 0x01E2 7A7C | MDCTL0-MDCTL15 | Module Control <i>n</i> Register (modules 0-15) (PSC0) |
| | | MDCTL0-MDCTL31 | Module Control <i>n</i> Register (modules 0-31) (PSC1) |

5.29.1 Power Domain and Module Topology

The SoC includes two PSC modules.

Each PSC module controls clock states for several of the on chip modules, controllers and interconnect components. [Table 5-104](#) and [Table 5-105](#) lists the set of peripherals/modules that are controlled by the PSC, the power domain they are associated with, the LPSC assignment and the default (power-on reset) module states. The module states and terminology are defined in [Section 5.29.1.1](#).

Table 5-104. PSC0 Default Module Configuration

| LPSC Number | Module Name | Power Domain | Default Module State | Auto Sleep/Wake Only |
|-------------|-------------------------------|----------------|----------------------|----------------------|
| 0 | EDMA3 Channel Controller | AlwaysON (PD0) | SwRstDisable | — |
| 1 | EDMA3 Transfer Controller 0 | AlwaysON (PD0) | SwRstDisable | — |
| 2 | EDMA3 Transfer Controller 1 | AlwaysON (PD0) | SwRstDisable | — |
| 3 | EMIFA (BR7) | AlwaysON (PD0) | SwRstDisable | — |
| 4 | SPI 0 | AlwaysON (PD0) | SwRstDisable | — |
| 5 | MMC/SD 0 | AlwaysON (PD0) | SwRstDisable | — |
| 6 | ARM Interrupt Controller | AlwaysON (PD0) | SwRstDisable | — |
| 7 | ARM RAM/ROM | AlwaysON (PD0) | Enable | Yes |
| 8 | Not Used | — | — | — |
| 9 | UART 0 | AlwaysON (PD0) | SwRstDisable | — |
| 10 | SCR0 (Br 0, Br 1, Br 2, Br 8) | AlwaysON (PD0) | Enable | Yes |
| 11 | SCR1 (Br 4) | AlwaysON (PD0) | Enable | Yes |
| 12 | SCR2 (Br 3, Br 5, Br 6) | AlwaysON (PD0) | Enable | Yes |
| 13 | PRUSS | AlwaysON (PD0) | SwRstDisable | — |
| 14 | ARM | AlwaysON (PD0) | SwRstDisable | — |
| 15 | DSP | PD_DSP (PD1) | Enable | — |

Table 5-105. PSC1 Default Module Configuration

| LPSC Number | Module Name | Power Domain | Default Module State | Auto Sleep/Wake Only |
|-------------|-------------------------|----------------|----------------------|----------------------|
| 0 | Not Used | — | — | — |
| 1 | USB0 (USB2.0) | AlwaysON (PD0) | SwRstDisable | — |
| 2 | USB1 (USB1.1) | AlwaysON (PD0) | SwRstDisable | — |
| 3 | GPIO | AlwaysON (PD0) | SwRstDisable | — |
| 4 | UHPI | AlwaysON (PD0) | SwRstDisable | — |
| 5 | EMAC | AlwaysON (PD0) | SwRstDisable | — |
| 6 | EMIFB (Br 20) | AlwaysON (PD0) | SwRstDisable | — |
| 7 | McASP0 (+ McASP0 FIFO) | AlwaysON (PD0) | SwRstDisable | — |
| 8 | McASP1 (+ McASP1 FIFO) | AlwaysON (PD0) | SwRstDisable | — |
| 9 | McASP2(+ McASP2 FIFO) | AlwaysON (PD0) | SwRstDisable | — |
| 10 | SPI 1 | AlwaysON (PD0) | SwRstDisable | — |
| 11 | I2C 1 | AlwaysON (PD0) | SwRstDisable | — |
| 12 | UART 1 | AlwaysON (PD0) | SwRstDisable | — |
| 13 | UART 2 | AlwaysON (PD0) | SwRstDisable | — |
| 14-15 | Not Used | — | — | — |
| 16 | LCDC | AlwaysON (PD0) | SwRstDisable | — |
| 17 | eHRPWM0/1/2 | AlwaysON (PD0) | SwRstDisable | — |
| 18-19 | Not Used | — | — | — |
| 20 | ECAP0/1/2 | AlwaysON (PD0) | SwRstDisable | — |
| 21 | EQEP0/1 | AlwaysON (PD0) | SwRstDisable | — |
| 22-23 | Not Used | — | — | — |
| 24 | SCR8 (Br 15) | AlwaysON (PD0) | Enable | Yes |
| 25 | SCR7 (Br 12) | AlwaysON (PD0) | Enable | Yes |
| 26 | SCR12 (Br 18) | AlwaysON (PD0) | Enable | Yes |
| 27-30 | Not Used | — | — | — |
| 31 | Shared RAM (Br 13) | PD_SHRAM | Enable | Yes |

5.29.1.1 Module States

The PSC defines several possible states for a module. These states are essentially a combination of the module reset asserted or de-asserted and module clock on/enabled or off/disabled. The module states are defined in [Table 5-106](#).

Table 5-106. Module States

| Module State | Module Reset | Module Clock | Module State Definition |
|--------------|--------------|--------------|---|
| Enable | De-asserted | On | A module in the enable state has its module reset de-asserted and it has its clock on. This is the normal operational state for a given module |
| Disable | De-asserted | Off | A module in the disabled state has its module reset de-asserted and it has its module clock off. This state is typically used for disabling a module clock to save power. The SoC is designed in full static CMOS, so when you stop a module clock, it retains the module's state. When the clock is restarted, the module resumes operating from the stopping point. |
| SyncReset | Asserted | On | A module state in the SyncReset state has its module reset asserted and it has its clock on. Generally, software is not expected to initiate this state |
| SwRstDisable | Asserted | Off | A module in the SwResetDisable state has its module reset asserted and it has its clock disabled. After initial power-on, several modules come up in the SwRstDisable state. Generally, software is not expected to initiate this state |
| Auto Sleep | De-asserted | Off | A module in the Auto Sleep state also has its module reset de-asserted and its module clock disabled, similar to the Disable state. However this is a special state, once a module is configured in this state by software, it can "automatically" transition to "Enable" state whenever there is an internal read/write request made to it, and after servicing the request it will "automatically" transition into the sleep state (with module reset re de-asserted and module clock disabled), without any software intervention. The transition from sleep to enabled and back to sleep state has some cycle latency associated with it. It is not envisioned to use this mode when peripherals are fully operational and moving data. |
| Auto Wake | De-asserted | Off | A module in the Auto Wake state also has its module reset de-asserted and its module clock disabled, similar to the Disable state. However this is a special state, once a module is configured in this state by software, it will "automatically" transition to "Enable" state whenever there is an internal read/write request made to it, and will remain in the "Enabled" state from then on (with module reset re de-asserted and module clock on), without any software intervention. The transition from sleep to enabled state has some cycle latency associated with it. It is not envisioned to use this mode when peripherals are fully operational and moving data. |

5.30 Programmable Real-Time Unit Subsystem (PRUSS)

The Programmable Real-Time Unit Subsystem (PRUSS) consists of

- Two Programmable Real-Time Units (PRU0 and PRU1) and their associated memories
- An Interrupt Controller (INTC) for handling system interrupt events. The INTC also supports posting events back to the device level host CPU.
- A Switched Central Resource (SCR) for connecting the various internal and external masters to the resources inside the PRUSS.

The two PRUs can operate completely independently or in coordination with each other. The PRUs can also work in coordination with the device level host CPU. This is determined by the nature of the program which is loaded into the PRUs instruction memory. Several different signaling mechanisms are available between the two PRUs and the device level host CPU.

The PRUs are optimized for performing embedded tasks that require manipulation of packed memory mapped data structures, handling of system events that have tight realtime constraints and interfacing with systems external to the device.

The PRUSS comprises various distinct addressable regions. Externally the subsystem presents a single 64Kbyte range of addresses. The internal interconnect bus (also called switched central resource, or SCR) of the PRUSS decodes accesses for each of the individual regions. The PRUSS memory map is documented in [Table 5-107](#) and in [Table 5-108](#). Note that these two memory maps are implemented inside the PRUSS and are local to the components of the PRUSS.

Table 5-107. Programmable Real-Time Unit Subsystem (PRUSS) Local Instruction Space Memory Map

| BYTE ADDRESS | PRU0 | PRU1 |
|---------------------------|----------------------|----------------------|
| 0x0000 0000 - 0x0000 0FFF | PRU0 Instruction RAM | PRU1 Instruction RAM |

Table 5-108. Programmable Real-Time Unit Subsystem (PRUSS) Local Data Space Memory Map

| BYTE ADDRESS | PRU0 | PRU1 |
|---------------------------|---------------------------|---------------------------|
| 0x0000 0000 - 0x0000 01FF | Data RAM 0 ⁽¹⁾ | Data RAM 1 ⁽¹⁾ |
| 0x0000 0200 - 0x0000 1FFF | Reserved | Reserved |
| 0x0000 2000 - 0x0000 21FF | Data RAM 1 ⁽¹⁾ | Data RAM 0 ⁽¹⁾ |
| 0x0000 2200 - 0x0000 3FFF | Reserved | Reserved |
| 0x0000 4000 - 0x0000 6FFF | INTC Registers | INTC Registers |
| 0x0000 7000 - 0x0000 73FF | PRU0 Control Registers | PRU0 Control Registers |
| 0x0000 7400 - 0x0000 77FF | Reserved | Reserved |
| 0x0000 7800 - 0x0000 7BFF | PRU1 Control Registers | PRU1 Control Registers |
| 0x0000 7C00 - 0xFFFF FFFF | Reserved | Reserved |

- (1) Note that PRU0 accesses Data RAM0 at address 0x0000 0000, also PRU1 accesses Data RAM1 at address 0x0000 0000. Data RAM0 is intended to be the primary data memory for PRU0 and Data RAM1 is intended to be the primary data memory for PRU1. However for passing information between PRUs, each PRU can access the data ram of the 'other' PRU through address 0x0000 2000.

The global view of the PRUSS internal memories and control ports is documented in [Table 5-109](#). The offset addresses of each region are implemented inside the PRUSS but the global device memory mapping places the PRUSS slave port in the address range 0x01C3 0000-0x01C3 FFFF. The PRU0 and PRU1 can use either the local or global addresses to access their internal memories, but using the local addresses will provide access time several cycles faster than using the global addresses. This is because when accessing via the global address the access needs to be routed through the switch fabric outside PRUSS and back in through the PRUSS slave port.

Table 5-109. Programmable Real-Time Unit Subsystem (PRUSS) Global Memory Map

| BYTE ADDRESS | REGION |
|---------------------------|------------------------|
| 0x01C3 0000 - 0x01C3 01FF | Data RAM 0 |
| 0x01C3 0200 - 0x01C3 1FFF | Reserved |
| 0x01C3 2000 - 0x01C3 21FF | Data RAM 1 |
| 0x01C3 2200 - 0x01C3 3FFF | Reserved |
| 0x01C3 4000 - 0x01C3 6FFF | INTC Registers |
| 0x01C3 7000 - 0x01C3 73FF | PRU0 Control Registers |
| 0x01C3 7400 - 0x01C3 77FF | PRU0 Debug Registers |
| 0x01C3 7800 - 0x01C3 7BFF | PRU1 Control Registers |
| 0x01C3 7C00 - 0x01C3 7FFF | PRU1 Debug Registers |
| 0x01C3 8000 - 0x01C3 8FFF | PRU0 Instruction RAM |
| 0x01C3 9000 - 0x01C3 BFFF | Reserved |
| 0x01C3 C000 - 0x01C3 CFFF | PRU1 Instruction RAM |
| 0x01C3 D000 - 0x01C3 FFFF | Reserved |

Each of the PRUs can access the rest of the device memory (including memory mapped peripheral and configuration registers) using the global memory space addresses.

5.30.1 PRUSS Register Descriptions

Table 5-110. Programmable Real-Time Unit Subsystem (PRUSS) Control / Status Registers

| PRU0 BYTE ADDRESS | PRU1 BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|-------------------------|---------------------------|----------------------|---|
| 0x01C3 7000 | 0x01C3 7800 | CONTROL | PRU Control Register |
| 0x01C3 7004 | 0x01C3 7804 | STATUS | PRU Status Register |
| 0x01C3 7008 | 0x01C3 7808 | WAKEUP | PRU Wakeup Enable Register |
| 0x01C3 700C | 0x01C3 780C | CYCLCNT | PRU Cycle Count |
| 0x01C3 7010 | 0x01C3 7810 | STALLCNT | PRU Stall Count |
| 0x01C3 7020 | 0x01C3 7820 | CONTABBLKIDX0 | PRU Constant Table Block Index Register 0 |
| 0x01C3 7028 | 0x01C3 7828 | CONTABPROPTR0 | PRU Constant Table Programmable Pointer Register 0 |
| 0x01C3 702C | 0x01C3 782C | CONTABPROPTR1 | PRU Constant Table Programmable Pointer Register 1 |
| 0x01C37400 - 0x01C3747C | 0x01C3 7C00 - 0x01C3 7C7C | INTGPR0 – INTGPR31 | PRU Internal General Purpose Register 0 (for Debug) |
| 0x01C37480 - 0x01C374FC | 0x01C3 7C80 - 0x01C3 7CFC | INTCTER0 – INTCTER31 | PRU Internal General Purpose Register 0 (for Debug) |

Table 5-111. Programmable Real-Time Unit Subsystem Interrupt Controller (PRUSS INTC) Registers

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|--------------|----------------|--|
| 0x01C3 4000 | REVID | Revision ID Register |
| 0x01C3 4004 | CONTROL | Control Register |
| 0x01C3 4010 | GLBLEN | Global Enable Register |
| 0x01C3 401C | GLBLNSTLVL | Global Nesting Level Register |
| 0x01C3 4020 | STATIDXSET | System Interrupt Status Indexed Set Register |
| 0x01C3 4024 | STATIDXCLR | System Interrupt Status Indexed Clear Register |
| 0x01C3 4028 | ENIDXSET | System Interrupt Enable Indexed Set Register |
| 0x01C3 402C | ENIDXCLR | System Interrupt Enable Indexed Clear Register |
| 0x01C3 4034 | HSTINTENIDXSET | Host Interrupt Enable Indexed Set Register |
| 0x01C3 4038 | HSTINTENIDXCLR | Host Interrupt Enable Indexed Clear Register |

**Table 5-111. Programmable Real-Time Unit Subsystem Interrupt Controller (PRUSS INTC)
Registers (continued)**

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|---------------------------|------------------------------------|--|
| 0x01C3 4080 | GLBLPRIIDX | Global Prioritized Index Register |
| 0x01C3 4200 | STATSETINT0 | System Interrupt Status Raw/Set Register 0 |
| 0x01C3 4204 | STATSETINT1 | System Interrupt Status Raw/Set Register 1 |
| 0x01C3 4280 | STATCLRINT0 | System Interrupt Status Enabled/Clear Register 0 |
| 0x01C3 4284 | STATCLRINT1 | System Interrupt Status Enabled/Clear Register 1 |
| 0x01C3 4300 | ENABLESET0 | System Interrupt Enable Set Register 0 |
| 0x01C3 4304 | ENABLESET1 | System Interrupt Enable Set Register 1 |
| 0x01C3 4380 | ENABLECLR0 | System Interrupt Enable Clear Register 0 |
| 0x01C3 4384 | ENABLECLR1 | System Interrupt Enable Clear Register 1 |
| 0x01C3 4400 - 0x01C3 4440 | CHANMAP0 - CHANMAP15 | Channel Map Registers 0-15 |
| 0x01C3 4800 - 0x01C3 4808 | HOSTMAP0 - HOSTMAP2 | Host Map Register 0-2 |
| 0x01C3 4900 - 0x01C3 4928 | HOSTINTPRIIDX0 - HOSTINTPRIIDX9 | Host Interrupt Prioritized Index Registers 0-9 |
| 0x01C3 4D00 | POLARITY0 | System Interrupt Polarity Register 0 |
| 0x01C3 4D04 | POLARITY1 | System Interrupt Polarity Register 1 |
| 0x01C3 4D80 | TYPE0 | System Interrupt Type Register 0 |
| 0x01C3 4D84 | TYPE1 | System Interrupt Type Register 1 |
| 0x01C3 5100 - 0x01C3 5128 | HOSTINTNSTLVL0- HOSTINTNSTLVL9 | Host Interrupt Nesting Level Registers 0-9 |
| 0x01C3 5500 | HOSTINTEN | Host Interrupt Enable Register |

5.31 Emulation Logic

This section describes the steps to use a third party debugger. The debug capabilities and features for DSP and ARM are as shown below.

For TI's latest debug and emulation information see :

<http://tiexpressdsp.com/wiki/index.php?title=Category:Emulation>

DSP:

- Basic Debug
 - Execution Control
 - System Visibility
- Real-Time Debug
 - Interrupts serviced while halted
 - Low/non-intrusive system visibility while running
- Advanced Debug
 - Global Start
 - Global Stop
 - Specify targeted memory level(s) during memory accesses
 - HSRTDX (High Speed Real Time Data eXchange)
- Advanced System Control
 - Subsystem reset via debug
 - Peripheral notification of debug events
 - Cache-coherent debug accesses
- Analysis Actions
 - Stop program execution
 - Generate debug interrupt
 - Benchmarking with counters
 - External trigger generation
 - Debug state machine state transition
 - Combinational and Sequential event generation
- Analysis Events
 - Program event detection
 - Data event detection
 - External trigger Detection
 - System event detection (i.e. cache miss)
 - Debug state machine state detection
- Analysis Configuration
 - Application access
 - Debugger access

Table 5-112. DSP Debug Features

| Category | Hardware Feature | Availability |
|-------------|----------------------------|---|
| Basic Debug | Software breakpoint | Unlimited |
| | Hardware breakpoint | Up to 10 HWBPs, including: 4 precise ⁽¹⁾ HWBPs inside DSP core and one of them is associated with a counter. 2 imprecise ⁽¹⁾ HWBPs from AET. 4 imprecise ⁽¹⁾ HWBPs from AET which are shared for watch point. |
| Analysis | Watch point | Up to 4 watch points, which are shared with HWBPs, and can also be used as 2 watch points with data (32 bits) |
| | Watch point with Data | Up to 2, Which can also be used as 4 watch points. |
| | Counters/timers | 1x64-bits (cycle only) + 2x32-bits (watermark counters) |
| | External Event Trigger In | 1 |
| | External Event Trigger Out | 1 |

(1) Precise hardware breakpoints will halt the processor immediately prior to the execution of the selected instruction. Imprecise breakpoints will halt the processor some number of cycles after the selected instruction depending on device conditions.

ARM:

- Basic Debug
 - Execution Control
 - System Visibility
- Advanced Debug
 - Global Start
 - Global Stop
- Advanced System Control
 - Subsystem reset via debug
 - Peripheral notification of debug events
 - Cache-coherent debug accesses
- Program Trace
 - Program flow corruption
 - Code coverage
 - Path coverage
 - Thread/interrupt synchronization problems
- Data Trace
 - Memory corruption
- Timing Trace
 - Profiling
- Analysis Actions
 - Stop program execution
 - Control trace streams
 - Generate debug interrupt
 - Benchmarking with counters
 - External trigger generation
 - Debug state machine state transition
 - Combinational and Sequential event generation

- Analysis Events
 - Program event detection
 - Data event detection
 - External trigger Detection
 - System event detection (i.e. cache miss)
 - Debug state machine state detection
- Analysis Configuration
 - Application access
 - Debugger access

Table 5-113. ARM Debug Features

| Category | Hardware Feature | Availability |
|-----------------------|-----------------------------------|--|
| Basic Debug | Software breakpoint | Unlimited |
| | Hardware breakpoint | Up to 14 HWBPs, including: 2 precise ⁽¹⁾ HWBP inside ARM core which are shared with watch points. 8 imprecise ⁽¹⁾ HWBPs from ETM's address comparators, which are shared with trace function, and can be used as watch point too. 4 imprecise ⁽¹⁾ HWBPs from ICECrusher. |
| Analysis | Watch point | Up to 6 watch points, including: 2 from ARM core which is shared with HWBPs and can be associated with a data. 8 from ETM's address comparators, which are shared with trace function, and HWBPs. |
| | Watch point with Data | 2 from ARM core which is shared with HWBPs. 8 watch points from ETM can be associated with a data comparator, and ETM has total 4 data comparators. |
| | Counters/timers | 3x32-bit (1 cycle ; 2 event) |
| | External Event Trigger In | 1 |
| | External Event Trigger Out | 1 |
| | Internal Cross-Triggering Signals | One between ARM and DSP |
| Trace Control | Address range for trace | 4 |
| | Data qualification for trace | 2 |
| | System events for trace control | 20 |
| | Counters/Timers for trace control | 2x16-bit |
| | State Machines/Sequencers | 1x3-State State Machine |
| | Context/Thread ID Comparator | 1 |
| | Independent trigger control units | 12 |
| On-chip Trace Capture | Capture depth PC | 4k bytes ETB |
| | Capture depth PC + Timing | 4k bytes ETB |
| | Application accessible | Y |

(1) Precise hardware breakpoints will halt the processor immediately prior to the execution of the selected instruction. Imprecise breakpoints will halt the processor some number of cycles after the selected instruction depending on device conditions.

5.31.1 JTAG Port Description

The device target debug interface uses the five standard IEEE 1149.1(JTAG) signals ($\overline{\text{TRST}}$, TCK, TMS, TDI, and TDO), a return clock (RTCK) due to the clocking requirements of the ARM926EJ-S and EMU[0].

TRST holds the debug and boundary scan logic in reset (normal DSP operation) when pulled low (its default state). Since TRST has an internal pull-down resistor, this ensures that at power up the device functions in its normal (non-test) operation mode if TRST is not connected. Otherwise, TRST should be driven inactive by the emulator or boundary scan controller. Boundary scan test cannot be performed while the TRST pin is pulled low.

Table 5-114. JTAG Port Description

| PIN | TYPE | NAME | DESCRIPTION |
|--------------------------|------|---------------------|--|
| $\overline{\text{TRST}}$ | I | Test Logic Reset | When asserted (active low) causes all test and debug logic in the device to be reset along with the IEEE 1149.1 interface |
| TCK | I | Test Clock | This is the test clock used to drive an IEEE 1149.1 TAP state machine and logic. Depending on the emulator attached to , this is a free running clock or a gated clock depending on RTCK monitoring. |
| RTCK | O | Returned Test Clock | Synchronized TCK. Depending on the emulator attached to, the JTAG signals are clocked from RTCK or RTCK is monitored by the emulator to gate TCK. |
| TMS | I | Test Mode Select | Directs the next state of the IEEE 1149.1 test access port state machine |
| TDI | I | Test Data Input | Scan data input to the device |
| TDO | O | Test Data Output | Scan data output of the device |
| EMU[0] | I/O | Emulation 0 | Channel 0 trigger + HSRTDX |

5.31.2 Scan Chain Configuration Parameters

Table 5-115 shows the TAP configuration details required to configure the router/emulator for this device.

Table 5-115. JTAG Port Description

| Router Port ID | Default TAP | TAP Name | Tap IR Length |
|----------------|-------------|----------|---------------|
| 17 | No | C674x | 38 |
| 18 | No | ARM926 | 4 |
| 19 | No | ETB | 4 |

The router is ICEpick revision C and has a 6-bit IR length.

5.31.3 Initial Scan Chain Configuration

The first level of debug interface that sees the scan controller is the TAP router module. The debugger can configure the TAP router for serially linking up to 16 TAP controllers or individually scanning one of the TAP controllers without disrupting the IR state of the other TAPs.

5.31.3.1 Adding TAPS to the Scan Chain

The TAP router must be programmed to add additional TAPs to the scan chain. The following JTAG scans must be completed to add the ARM926EJ-S to the scan chain.

A Power-On Reset (POR) or the JTAG Test-Logic Reset state configures the TAP router to contain only the router's TAP.




Figure 5-69. Adding ARM926EJ-S to the scan chain

Pre-amble: The device whose data reaches the emulator first is listed first in the board configuration file. This device is a pre-amble for all the other devices. This device has the lowest device ID.

Post-amble: The device whose data reaches the emulator last is listed last in the board configuration file. This device is a post-amble for all the other devices. This device has the highest device ID.

- Function : Update the JTAG preamble and post-amble counts.
 - Parameter : The IR pre-amble count is '0'.
 - Parameter : The IR post-amble count is '0'.
 - Parameter : The DR pre-amble count is '0'.
 - Parameter : The DR post-amble count is '0'.
 - Parameter : The IR main count is '6'.
 - Parameter : The DR main count is '1'.
- Function : Do a send-only JTAG IR/DR scan.
 - Parameter : The route to JTAG shift state is 'shortest transition'.
 - Parameter : The JTAG shift state is 'shift-ir'.
 - Parameter : The JTAG destination state is 'pause-ir'.
 - Parameter : The bit length of the command is '6'.
 - Parameter : The send data value is '0x00000007'.
 - Parameter : The actual receive data is 'discarded'.
- Function : Do a send-only JTAG IR/DR scan.
 - Parameter : The route to JTAG shift state is 'shortest transition'.
 - Parameter : The JTAG shift state is 'shift-dr'.
 - Parameter : The JTAG destination state is 'pause-dr'.
 - Parameter : The bit length of the command is '8'.
 - Parameter : The send data value is '0x00000089'.
 - Parameter : The actual receive data is 'discarded'.
- Function : Do a send-only JTAG IR/DR scan.
 - Parameter : The route to JTAG shift state is 'shortest transition'.
 - Parameter : The JTAG shift state is 'shift-ir'.
 - Parameter : The JTAG destination state is 'pause-ir'.
 - Parameter : The bit length of the command is '6'.
 - Parameter : The send data value is '0x00000002'.
 - Parameter : The actual receive data is 'discarded'.
- Function : Embed the port address in next command.
 - Parameter : The port address field is '0x0f000000'.
 - Parameter : The port address value is '3'.

- Function : Do a send-only JTAG IR/DR scan.
 - Parameter : The route to JTAG shift state is 'shortest transition'.
 - Parameter : The JTAG shift state is 'shift-dr'.
 - Parameter : The JTAG destination state is 'pause-dr'.
 - Parameter : The bit length of the command is '32'.
 - Parameter : The send data value is '0xa2002108'.
 - Parameter : The actual receive data is 'discarded'.
- Function : Do a send-only all-ones JTAG IR/DR scan.
 - Parameter : The JTAG shift state is 'shift-ir'.
 - Parameter : The JTAG destination state is 'run-test/idle'.
 - Parameter : The bit length of the command is '6'.
 - Parameter : The send data value is 'all-ones'.
 - Parameter : The actual receive data is 'discarded'.
- Function : Wait for a minimum number of TCLK pulses.
 - Parameter : The count of TCLK pulses is '10'.
- Function : Update the JTAG preamble and post-amble counts.
 - Parameter : The IR pre-amble count is '0'.
 - Parameter : The IR post-amble count is '6'.
 - Parameter : The DR pre-amble count is '0'.
 - Parameter : The DR post-amble count is '1'.
 - Parameter : The IR main count is '4'.
 - Parameter : The DR main count is '1'.

The initial scan chain contains only the TAP router module. The following steps must be completed in order to add ETB TAP to the scan chain.




Figure 5-70. Adding ETB to the scan chain

- Function : Do a send-only JTAG IR/DR scan.
 - Parameter : The route to JTAG shift state is 'shortest transition'.
 - Parameter : The JTAG shift state is 'shift-ir'.
 - Parameter : The JTAG destination state is 'pause-ir'.
 - Parameter : The bit length of the command is '6'.
 - Parameter : The send data value is '0x00000007'.
 - Parameter : The actual receive data is 'discarded'.

- Function : Do a send-only JTAG IR/DR scan.
 - Parameter : The route to JTAG shift state is 'shortest transition'.
 - Parameter : The JTAG shift state is 'shift-dr'.
 - Parameter : The JTAG destination state is 'pause-dr'.
 - Parameter : The bit length of the command is '8'.
 - Parameter : The send data value is '0x00000089'.
 - Parameter : The actual receive data is 'discarded'.
- Function : Do a send-only JTAG IR/DR scan.
 - Parameter : The route to JTAG shift state is 'shortest transition'.
 - Parameter : The JTAG shift state is 'shift-ir'.
 - Parameter : The JTAG destination state is 'pause-ir'.
 - Parameter : The bit length of the command is '6'.
 - Parameter : The send data value is '0x00000002'.
 - Parameter : The actual receive data is 'discarded'.
- Function : Embed the port address in next command.
 - Parameter : The port address field is '0x0f000000'.
 - Parameter : The port address value is '3'.
- Function : Do a send-only JTAG IR/DR scan.
 - Parameter : The route to JTAG shift state is 'shortest transition'.
 - Parameter : The JTAG shift state is 'shift-dr'.
 - Parameter : The JTAG destination state is 'pause-dr'.
 - Parameter : The bit length of the command is '32'.
 - Parameter : The send data value is '0xa3302108'.
 - Parameter : The actual receive data is 'discarded'.
- Function : Do a send-only all-ones JTAG IR/DR scan.
 - Parameter : The JTAG shift state is 'shift-ir'.
 - Parameter : The JTAG destination state is 'run-test/idle'.
 - Parameter : The bit length of the command is '6'.
 - Parameter : The send data value is 'all-ones'.
 - Parameter : The actual receive data is 'discarded'.
- Function : Wait for a minimum number of TCLK pulses.
 - Parameter : The count of TCLK pulses is '10'.
- Function : Update the JTAG preamble and post-amble counts.
 - Parameter : The IR pre-amble count is '0'.
 - Parameter : The IR post-amble count is '6 + 4'.
 - Parameter : The DR pre-amble count is '0'.
 - Parameter : The DR post-amble count is '1 + 1'.
 - Parameter : The IR main count is '4'.
 - Parameter : The DR main count is '1'.

5.31.4 JTAG 1149.1 Boundary Scan Considerations

To use boundary scan, the following sequence should be followed:

- Execute a valid reset sequence and exit reset
- Wait at least 6000 OSCIN clock cycles
- Enter boundary scan mode using the JTAG pins

No specific value is required on the EMU[0] pin for boundary scan testing. If TRST is not driven by the boundary scan tool or tester, TRST should be externally pulled high during boundary scan testing.

5.32 IEEE 1149.1 JTAG

The JTAG ⁽¹⁾ interface is used for BSDL testing and emulation of the device.

The device requires that both $\overline{\text{TRST}}$ and $\overline{\text{RESET}}$ be asserted upon power up to be properly initialized. While $\overline{\text{RESET}}$ initializes the device, $\overline{\text{TRST}}$ initializes the device's emulation logic. Both resets are required for proper operation.

While both $\overline{\text{TRST}}$ and $\overline{\text{RESET}}$ need to be asserted upon power up, only $\overline{\text{RESET}}$ needs to be released for the device to boot properly. $\overline{\text{TRST}}$ may be asserted indefinitely for normal operation, keeping the JTAG port interface and device's emulation logic in the reset state.

$\overline{\text{TRST}}$ only needs to be released when it is necessary to use a JTAG controller to debug the device or exercise the device's boundary scan functionality. Note: $\overline{\text{TRST}}$ is synchronous and **must** be clocked by TCK; otherwise, the boundary scan logic may not respond as expected after $\overline{\text{TRST}}$ is asserted.

$\overline{\text{RESET}}$ must be released only in order for boundary-scan JTAG to read the variant field of IDCODE correctly. Other boundary-scan instructions work correctly independent of current state of $\overline{\text{RESET}}$.

For maximum reliability, the device includes an internal pulldown (IPD) on the $\overline{\text{TRST}}$ pin to ensure that $\overline{\text{TRST}}$ will always be asserted upon power up and the device's internal emulation logic will always be properly initialized.

JTAG controllers from Texas Instruments actively drive $\overline{\text{TRST}}$ high. However, some third-party JTAG controllers may not drive $\overline{\text{TRST}}$ high but expect the use of a pullup resistor on $\overline{\text{TRST}}$.

When using this type of JTAG controller, assert $\overline{\text{TRST}}$ to initialize the device after powerup and externally drive $\overline{\text{TRST}}$ high before attempting any emulation or boundary scan operations.

5.32.1 JTAG Peripheral Register Description(s) – JTAG ID Register (DEVIDR0)

Table 5-116. DEVIDR0 Register

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION | COMMENTS |
|--------------|---------|------------------------------|---|
| 0x01C1 4018 | DEVIDR0 | JTAG Identification Register | Read-only. Provides 32-bit JTAG ID of the device. |

(1) IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

The JTAG ID register is a read-only register that identifies to the customer the JTAG/Device ID. For the device, the JTAG ID register resides at address location 0x01C1 4018. The register hex value for each silicon revision is:

- 0x0B7D F02F for silicon revision 1.0
- 0x8B7D F02F for silicon revision 1.1
- 0x9B7D F02F for silicon revision 2.0

For the actual register bit names and their associated bit field descriptions, see [Figure 5-71](#) and [Table 5-117](#).

| 31-28 | 27-12 | 11-1 | 0 |
|-----------------|-----------------------|-----------------------|-----|
| VARIANT (4-Bit) | PART NUMBER (16-Bit) | MANUFACTURER (11-Bit) | LSB |
| R-xxxx | R-1011 0111 1101 1111 | R-0000 0010 111 | R-1 |

LEGEND: R = Read, W = Write, n = value at reset

Figure 5-71. JTAG ID (DEVIDR0) Register Description - Register Value

Table 5-117. JTAG ID Register Selection Bit Descriptions

| BIT | NAME | DESCRIPTION |
|-------|--------------|---------------------------------|
| 31:28 | VARIANT | Variant (4-Bit) value |
| 27:12 | PART NUMBER | Part Number (16-Bit) value |
| 11-1 | MANUFACTURER | Manufacturer (11-Bit) value |
| 0 | LSB | LSB. This bit is read as a "1". |

5.32.2 JTAG Test-Port Electrical Data/Timing

Table 5-118. Timing Requirements for JTAG Test Port (see Figure 5-72)

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|--|-----|-----|------|
| 1 | $t_c(TCK)$ Cycle time, TCK | 40 | | ns |
| 2 | $t_w(TCKH)$ Pulse duration, TCK high | 16 | | ns |
| 3 | $t_w(TCKL)$ Pulse duration, TCK low | 16 | | ns |
| 4 | $t_c(RTCK)$ Cycle time, RTCK | 40 | | ns |
| 5 | $t_w(RTCKH)$ Pulse duration, RTCK high | 16 | | ns |
| 6 | $t_w(RTCKL)$ Pulse duration, RTCK low | 16 | | ns |
| 7 | $t_{su}(TDIV-RTCKH)$ Setup time, TDI/TMS/ \overline{TRST} valid before RTCK high | 4 | | ns |
| 8 | $t_h(RTCKH-TDIV)$ Hold time, TDI/TMS/ \overline{TRST} valid after RTCK high | 4 | | ns |

Table 5-119. Switching Characteristics Over Recommended Operating Conditions for JTAG Test Port (see Figure 5-72)

| No. | PARAMETER | MIN | MAX | UNIT |
|-----|---|-----|-----|------|
| 9 | $t_d(RTCKL-TDOV)$ Delay time, RTCK low to TDO valid | | 15 | ns |




Figure 5-72. JTAG Test-Port Timing

ADVANCE INFORMATION

5.33 Real Time Clock (RTC)

The RTC provides a time reference to an application running on the device. The current date and time is tracked in a set of counter registers that update once per second. The time can be represented in 12-hour or 24-hour mode. The calendar and time registers are buffered during reads and writes so that updates do not interfere with the accuracy of the time and date.

Alarms are available to interrupt the CPU at a particular time, or at periodic time intervals, such as once per minute or once per day. In addition, the RTC can interrupt the CPU every time the calendar and time registers are updated, or at programmable periodic intervals.

The real-time clock (RTC) provides the following features:

- 100-year calendar (xx00 to xx99)
- Counts seconds, minutes, hours, day of the week, date, month, and year with leap year compensation
- Binary-coded-decimal (BCD) representation of time, calendar, and alarm
- 12-hour clock mode (with AM and PM) or 24-hour clock mode
- Alarm interrupt
- Periodic interrupt
- Single interrupt to the CPU
- Supports external 32.768-kHz crystal or external clock source of the same frequency
- Separate isolated power supply

Figure 5-73 shows a block diagram of the RTC.




Figure 5-73. Real-Time Clock Block Diagram

5.33.1 Clock Source

The clock reference for the RTC is an external 32.768-kHz crystal or an external clock source of the same frequency. The RTC also has a separate power supply that is isolated from the rest of the system. When the CPU and other peripherals are without power, the RTC can remain powered to preserve the current time and calendar information.

The source for the RTC reference clock may be provided by a crystal or by an external clock source. The RTC has an internal oscillator buffer to support direct operation with a crystal. The crystal is connected between pins RTC_XI and RTC_XO. RTC_XI is the input to the on-chip oscillator and RTC_XO is the output from the oscillator back to the crystal. A crystal with 70k-ohm max ESR is recommended. Typical load capacitance values are 10-20 pF, where the load capacitance is the series combination of C1 and C2.

An external 32.768-kHz clock source may be used instead of a crystal. In such a case, the clock source is connected to RTC_XI, and RTC_XO is left unconnected.

If the RTC is not used, the RTC_XI pin should be static held high or low and RTC_XO should be left unconnected.

ADVANCE INFORMATION




Figure 5-74. Clock Source

5.33.2 Real-Time Clock Registers

Table 5-120 lists the memory-mapped registers for the RTC.

Table 5-120. Real-Time Clock (RTC) Registers

| BYTE ADDRESS | ACRONYM | REGISTER DESCRIPTION |
|--------------|-------------|--------------------------------------|
| 0x01C2 3000 | SECOND | Seconds Register |
| 0x01C2 3004 | MINUTE | Minutes Register |
| 0x01C2 3008 | HOUR | Hours Register |
| 0x01C2 300C | DAY | Day of the Month Register |
| 0x01C2 3010 | MONTH | Month Register |
| 0x01C2 3014 | YEAR | Year Register |
| 0x01C2 3018 | DOTW | Day of the Week Register |
| 0x01C2 3020 | ALARMSECOND | Alarm Seconds Register |
| 0x01C2 3024 | ALARMMINUTE | Alarm Minutes Register |
| 0x01C2 3028 | ALARMHOUR | Alarm Hours Register |
| 0x01C2 302C | ALARMDAY | Alarm Days Register |
| 0x01C2 3030 | ALARMMONTH | Alarm Months Register |
| 0x01C2 3034 | ALARMYEAR | Alarm Years Register |
| 0x01C2 3040 | CTRL | Control Register |
| 0x01C2 3044 | STATUS | Status Register |
| 0x01C2 3048 | INTERRUPT | Interrupt Enable Register |
| 0x01C2 304C | COMPLSB | Compensation (LSB) Register |
| 0x01C2 3050 | COMPMSB | Compensation (MSB) Register |
| 0x01C2 3054 | OSC | Oscillator Register |
| 0x01C2 3060 | SCRATCH0 | Scratch 0 (General-Purpose) Register |
| 0x01C2 3064 | SCRATCH1 | Scratch 1 (General-Purpose) Register |
| 0x01C2 3068 | SCRATCH2 | Scratch 2 (General-Purpose) Register |
| 0x01C2 306C | KICK0 | Kick 0 (Write Protect) Register |
| 0x01C2 3070 | KICK1 | Kick 1 (Write Protect) Register |

6 Device and Documentation Support

6.1 Device Support

6.1.1 Development Support

TI offers an extensive line of development tools for the OMAP-L13x platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules. The tool's support documentation is electronically available within the Code Composer Studio™ Integrated Development Environment (IDE).

The following products support development of OMAP-L13x applications:

Software Development Tools:

Code Composer Studio™ Integrated Development Environment (IDE): including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools
Scalable, Real-Time Foundation Software (DSP/BIOS™), which provides the basic run-time target software needed to support any application.

Hardware Development Tools:

Extended Development System (XDS™) Emulator

For a complete listing of development-support tools for OMAP-L13x, visit the Texas Instruments web site on the Worldwide Web at www.ti.com uniform resource locator (URL). For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

6.1.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all DSP devices and support tools. Each DSP commercial family member has one of three prefixes: X, P, or NULL (e.g., XOMAPL137). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (X/TMDX) through fully qualified production devices/tools (NULL/TMDS).

Device development evolutionary flow:

- | | |
|-------------|---|
| X | Experimental device that is not necessarily representative of the final device's electrical specifications. |
| P | Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification. |
| NULL | Fully-qualified production device. |

Support tool development evolutionary flow:

- | | |
|-------------|--|
| TMDX | Development-support product that has not yet completed Texas Instruments internal qualification testing. |
| TMDS | Fully qualified development-support product. |

X and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

NULL devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, ZKB), the temperature range (for example, "Blank" is the commercial temperature range), and the device speed range in megahertz (for example, "Blank" is the default).

Figure 6-1 provides a legend for reading the complete device name for any OMAPL13x member.




Figure 6-1. Device Nomenclature

6.2 Documentation Support

The following documents describe the OMAP-L13x Low-power applications processor. Copies of these documents are available on the Internet at www.ti.com. *Tip:* Enter the literature number in the search box provided at www.ti.com.

DSP Reference Guides

[SPRUFEB](#) TMS320C674x DSP CPU and Instruction Set Reference Guide. Describes the CPU architecture, pipeline, instruction set, and interrupts for the TMS320C674x digital signal processors (DSPs). The C674x DSP is an enhancement of the C64x+ and C67x+ DSPs with added functionality and an expanded instruction set.

[SPRUFK5](#) TMS320C674x DSP Megamodule Reference Guide. Describes the TMS320C674x digital signal processor (DSP) megamodule. Included is a discussion on the internal direct memory access (IDMA) controller, the interrupt controller, the power-down controller, memory protection, bandwidth management, and the memory and cache.

[SPRUG84](#) OMAP-L137 Applications Processor System Reference Guide. Describes the System-on-Chip (SoC) including the ARM subsystem, DSP subsystem, system memory, device clocking, phase-locked loop controller (PLL), power and sleep controller (PSC), power management, ARM interrupt controller (AINTC), and system configuration module.

[SPRUGA6](#) OMAP-L137 Applications Processor Peripherals Overview Reference Guide. Provides an overview and briefly describes the peripherals available on the OMAP-L137 Applications Processor.

User's Guides

[SPRU186](#) TMS320C6000 Assembly Language Tools User's Guide. Describes the assembly language tools (assembler, linker, and other tools used to develop assembly language code), assembler directives, macros, common object file format, and symbolic debugging directives for the TMS320C6000 platform of devices (including the C64x+, C67x+, and C674x generations).

[SPRU187](#) TMS320C6000 Optimizing Compiler User's Guide. Describes the TMS320C6000 C compiler and the assembly optimizer. This C compiler accepts ANSI standard C source code and produces assembly language source code for the TMS320C6000 platform of devices

(including the C64x+, C67x+, and C674x generations). The assembly optimizer helps you optimize your assembly code.

[SPRUG82](#) ***TMS320C674x DSP Cache User's Guide***. Explains the fundamentals of memory caches and describes how the two-level cache-based internal memory architecture in the TMS320C674x digital signal processor (DSP) can be efficiently used in DSP applications. Shows how to maintain coherence with external memory, how to use DMA to reduce memory latencies, and how to optimize your code to improve cache efficiency. The internal memory architecture in the C674x DSP is organized in a two-level hierarchy consisting of a dedicated program cache (L1P) and a dedicated data cache (L1D) on the first level. Accesses by the CPU to the these first level caches can complete without CPU pipeline stalls. If the data requested by the CPU is not contained in cache, it is fetched from the next lower memory level, L2 or external memory.

6.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

[TI E2E Community](#) ***TI's Engineer-to-Engineer (E2E) Community***. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

[TI Embedded Processors Wiki](#) ***Texas Instruments Embedded Processors Wiki***. Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

7 Mechanical Packaging and Orderable Information

This section describes the OMAP-L137 orderable part numbers, packaging options, materials, thermal and mechanical parameters.

7.1 Packaging Materials Information

The 256-ball ZKB package is lead-free (Pb-free) and green. "Lead-free" and "green" are defined as follows:

- **Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
- **Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

7.2 Thermal Data for ZKB

The following table(s) show the thermal resistance characteristics for the PBGA–ZKB mechanical package.

Table 7-1. Thermal Resistance Characteristics (PBGA Package) [ZKB]

| No. | | | °C/W ⁽¹⁾ | °C/W ⁽²⁾ | AIR FLOW (m/s) ⁽³⁾ |
|-----|---------------------------|-------------------------|---------------------|---------------------|----------------------------------|
| 1 | R θ _{JC} | Junction-to-case | 12.8 | 13.5 | N/A |
| 2 | R θ _{JB} | Junction-to-board | 15.1 | 19.7 | N/A |
| 3 | R θ _{JA} | Junction-to-free air | 24.5 | 33.8 | 0.00 |
| 4 | R θ _{JMA} | Junction-to-moving air | 21.9 | 30 | 0.50 |
| 5 | | | 21.1 | 28.7 | 1.00 |
| 6 | | | 20.4 | 27.4 | 2.00 |
| 7 | | | 19.6 | 26 | 4.00 |
| 8 | Psi _{JT} | Junction-to-package top | 0.6 | 0.8 | 0.00 |
| 9 | | | 0.8 | 1 | 0.50 |
| 10 | | | 0.9 | 1.2 | 1.00 |
| 11 | | | 1.1 | 1.4 | 2.00 |
| 12 | | | 1.3 | 1.8 | 4.00 |
| 13 | Psi _{JB} | Junction-to-board | 14.9 | 19.1 | 0.00 |
| 14 | | | 14.4 | 18.2 | 0.50 |
| 15 | | | 14.4 | 18 | 1.00 |
| 16 | | | 14.3 | 17.7 | 2.00 |
| 17 | | | 14.1 | 17.4 | 4.00 |

- (1) These measurements were conducted in a JEDEC defined 2S2P system and will change based on environment as well as application. For more information, see these EIA/JEDEC standards – EIA/JESD51-2, *Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air)* and JESD51-7, *High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*. Power dissipation of 1W and ambient temp of 70C assumed. PCB with 2oz (70um) top and bottom copper thickness and 1.5oz (50um) inner copper thickness
- (2) Simulation data, using the same model but with 1oz (35um) top and bottom copper thickness and 0.5oz (18um) inner copper thickness. Power dissipation of 1W and ambient temp of 70C assumed.
- (3) m/s = meters per second

7.3 Mechanical Drawings

This section contains mechanical drawings for the ZKB Plastic Ball Grid Array package .

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish | MSL Peak Temp (3) | Samples (Requires Login) |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|------------------|----------------------|-----------------------------|
| OMAPL137BZKKB3 | NRND | BGA | ZKB | 256 | 90 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | |
| OMAPL137BZKKB4 | NRND | BGA | ZKB | 256 | 90 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | |
| OMAPL137BZKBA3 | NRND | BGA | ZKB | 256 | 1 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | |
| OMAPL137BZKBD4 | NRND | BGA | ZKB | 256 | 90 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | |
| OMAPL137BZKBT3 | NRND | BGA | ZKB | 256 | 1 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | |
| OMAPL137CZKKB3 | ACTIVE | BGA | ZKB | 256 | 1 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | |
| OMAPL137CZKKB4 | ACTIVE | BGA | ZKB | 256 | 90 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | |
| OMAPL137CZKBA3 | ACTIVE | BGA | ZKB | 256 | 90 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | |
| OMAPL137CZKBD4 | ACTIVE | BGA | ZKB | 256 | 90 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | |
| OMAPL137CZKBT3 | ACTIVE | BGA | ZKB | 256 | 1 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZKB (S-PBGA-N256)

PLASTIC BALL GRID ARRAY



4209483-3/B 06/10

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - This drawing is subject to change without notice.
 - This is a Pb-free solder ball design.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

| | |
|------------------------------|--|
| Audio | www.ti.com/audio |
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DLP® Products | www.dlp.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |
| RFID | www.ti-rfid.com |
| OMAP Applications Processors | www.ti.com/omap |
| Wireless Connectivity | www.ti.com/wirelessconnectivity |

Applications

| | |
|-------------------------------|--|
| Automotive and Transportation | www.ti.com/automotive |
| Communications and Telecom | www.ti.com/communications |
| Computers and Peripherals | www.ti.com/computers |
| Consumer Electronics | www.ti.com/consumer-apps |
| Energy and Lighting | www.ti.com/energy |
| Industrial | www.ti.com/industrial |
| Medical | www.ti.com/medical |
| Security | www.ti.com/security |
| Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Video and Imaging | www.ti.com/video |

TI E2E Community

e2e.ti.com