


J-K FLIP-FLOP

MCBC5400/MCB5400F series

MCBC5472*
MCB5472F*



This negative-edge-clocked J-K flip-flop operates on the master-slave principle. Three K inputs are ANDed together, and three J inputs are ANDed together. SET and RESET inputs are also available. The device helps minimize package count in J-K flip-flop applications requiring AND gating into the J or K inputs. Beam lead sealed junction technology is used to manufacture these devices. They are particularly useful in highly reliable systems using hybrid beam lead assembly techniques or standard flat package assembly techniques.



	t_n	t_{n+1}	
J	K	Q	
0	0	Q_n	0
0	1	0	1
1	0	1	0
1	1	\bar{Q}_n	1

J = J1 • J2 • J3
K = K1 • K2 • K3


Input Loading Factor:
J, K = 1

CLOCK, SET, RESET = 2


Output Loading Factor = 10

Total Power Dissipation = 40 mW typ/pkg
Propagation Delay Time = 30 ns typ
Max Operating Frequency = 20 MHz typ

LOGIC DIAGRAM



Package No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Beam No.	1	2	3	4	5	6	7	9	10	11	12	13	14	15



*F suffix = 1/4" x 1/4" ceramic package (Case 651) MCBC-prefixed devices are unencapsulated. See General Information section for package and chip details.

OPERATING CHARACTERISTICS


Data must be applied to the J-K inputs while the clock is low. When the clock input goes to the positive logic "1" state, the data at the J and K inputs is transferred to the master section, where it is stored until the clock changes to the positive logic "0" state. Data at the J and K inputs must not be changed while the clock is high. When the clock returns to the positive logic "0" state, information in the master section is transferred to the slave section.

Application of a logic "0" to the SET input will force the Q output to the logic "1" state, and application of a logic "0" to the

RESET input will force the Q output to the logic "1" state. The SET and RESET inputs override the clock.

Since no charge storage is involved in this flip-flop, rise and fall times are not important to its operation. Clock fall times as long as 1.0 μ s will not adversely affect the operation of the flip-flop. The clock pulse need only be wide enough to allow the data to settle in the master section. This time, which is the setup time for a logic "1", is 20 ns minimum.

SWITCHING TIME TEST CIRCUIT



MCBC5472, MCB5472F (continued)

TEST PROCEDURES


(Letters shown in test columns refer to waveforms.)

TEST	SYMBOL	INPUT				Q	Q̄	LIMITS		
		C̄	J, K	Ā	S̄			Min	Max	Unit
Toggle Frequency	f _{Tog}	A	A	2.4 V	2.4 V	†	†	15	—	MHz
Turn-On Delay	t _{pd-}	B	B	2.4 V	2.4 V	C	C	10	40	ns
Turn-Off Delay	t _{pd+}	B	B	2.4 V	2.4 V	D	D	10	25	ns
Turn-On Delay	t _{sd-}	2.4 V	2.4 V	E	F	G	H	—	40	ns
Turn-Off Delay	t _{sd+}	2.4 V	2.4 V	E	F	G	H	—	25	ns
Enable Voltage	V _{EN}	B	2.0 V	2.4 V	2.4 V	†	†	†	—	—
Inhibit Voltage	V _{INH}	B	0.8 V	2.4 V	2.4 V	‡	‡	‡	—	—

†Output shall toggle with each input pulse.

‡Output shall NOT toggle.


VOLTAGE WAVEFORMS AND DEFINITIONS



MCBC5472, MCB5472F (continued)

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one J and one K input, plus the SET, RESET, and CLOCK inputs. To complete testing, sequence through remaining J and K inputs in the same manner.



Characteristic		Symbol		Pin Under Test		Test Limits MCBC5472/MCB5472F -55 to +125°C		TEST CURRENT/VOLTAGE VALUES (All Temperatures)											
								Volts											
								mA		I_{OH}	V_{IL}	V_{IH}	V_{IHH}	V_R	V_{fH1}	V_{fH0}	V_{CCL}	V_{CCH}	
Input Forward Current	J	I_F	7	-	-1.6	mAdc	7	-	7	-	-	-	-	2.5*, 8, 9	-	-	-	-	4
	K	I_F	14	-	-1.6	mAdc	14	-	14	-	-	-	-	1, 2, 3*, 13	-	-	-	-	4
	Set	I_F	3	-	-3.2	mAdc	3	-	3	-	-	-	-	1, 2, 7, 8, 9, 13, 14	-	-	-	-	4
	Reset	I_F	5	-	-	mAdc	5	-	5	-	-	-	-	1, 2, 7, 8, 9, 13, 14	-	-	-	-	4
Leakage Current	J	I_{R1}	7	-	40	μ Adc	7	-	7	-	-	-	-	1.5*, 7, 8, 9, 13, 14	-	-	-	-	4
	K	I_{R1}	14	-	40	μ Adc	14	-	14	-	-	-	-	1, 2, 5, 7, 8, 9, 11, 13, 14	-	-	-	-	4
	Set	I_{R1}	3	-	80	μ Adc	3	-	3	-	-	-	-	2, 5, 8, 9, 11	-	-	-	-	4
	Reset	I_{R1}	5	-	80	μ Adc	5	-	5	-	-	-	-	1, 2, 11, 13, 14	-	-	-	-	4
Output Output Voltage	J	I_{R2}	7	-	1.0	mAdc	7	-	7	-	-	-	-	1.3*, 7, 8, 9, 13, 14	-	-	-	-	4
	K	I_{R2}	14	-	1.0	mAdc	14	-	14	-	-	-	-	2, 5, 8, 9, 11	-	-	-	-	4
	Set	I_{R2}	3	-	1.0	mAdc	3	-	3	-	-	-	-	1, 2, 3, 11, 13	-	-	-	-	4
	Reset	I_{R2}	5	-	1.0	mAdc	5	-	5	-	-	-	-	1, 2, 11, 13, 14	-	-	-	-	4
Power Requirements Power Supply Drain	V_{OL}	V_{OL}	10	-	0.4	Vdc	10	-	-	-	-	-	-	-	5	3	4	-	4
	V_{OH}	V_{OH}	12	-	0.4	Vdc	12	-	-	-	-	-	-	-	3	5	4	-	4
Short-Circuit Current	I_{SC}	I_{SC}	10	-20	-57	mAdc	10	-	-	-	-	-	-	1, 7, 8, 9, 13, 14	-	-	-	-	4
	I_{PD}	I_{PD}	12	-20	-57	mAdc	12	-	-	-	-	-	-	1, 7, 8, 9, 13, 14	-	-	-	-	4
Power Requirements Power Supply Drain	I_{PD}	I_{PD}	4	-	20	mAdc	4	-	-	-	-	-	-	-	-	-	-	-	4
	I_{PD}	I_{PD}	4	-	20	mAdc	4	-	-	-	-	-	-	-	-	-	-	-	4

*Momentarily ground pin prior to taking measurement.
 **Under normal operating conditions this current is negative. This test guarantees that positive leakage current will not exceed the limit shown.