


QUAD 2-INPUT
EXCLUSIVE "OR" GATE


MC3100/MC3000 series

MC3121F • MC3021F
MC3121L • MC3021L,P

CIRCUIT SCHEMATIC
1/4 OF CIRCUIT SHOWN




This device consists of four 2-input Exclusive OR gates. They can be used to build parity checking/generating functions. Up/down counters can be built using these gates and J-K flip-flops.



Positive Logic: $3 = 1 \oplus 2 + \bar{1} \cdot 2$

Input Loading Factor = 1.6
Output Loading Factor = 8
Total Power Dissipation = 100 mW typ/pkg
Propagation Delay Time = 14 ns typ

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



See General Information section for packaging.

