

DUAL MONOSTABLE MULTIVIBRATORS

- **HIGH SPEED**
 $t_{PD} = 32 \text{ ns}$ (TYP) at $V_{CC} = 5V$
- **LOW POWER DISSIPATION**
 STANDBY STATE $I_{CC} = 4 \mu\text{A}$ (MAX.) at $T_A = 25^\circ\text{C}$
 ACTIVE STATE $I_{CC} = 200 \mu\text{A}$ (TYP) at $V_{CC} = 5V$
- **HIGH NOISE IMMUNITY**
 $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (MIN.)
- **OUTPUT DRIVE CAPABILITY**
 10 LSTTL LOADS
- **SYMMETRICAL OUTPUT IMPEDANCE**
 $|I_{OH}| = |I_{OL}| = 4 \text{ mA}$ (MIN.)
- **BALANCED PROPAGATION DELAYS**
 $t_{PLH} = t_{PHL}$
- **WIDE OUTPUT PULSE WIDTH RANGE**
 $t_{WOUT} = 150\text{ns} \sim 60\text{s}$ over at $V_{CC} = 4.5V$
- **PIN AND FUNCTION COMPATIBLE**
 WITH 54/74LS221

DESCRIPTION



The M54/74HC221 is a high speed CMOS MONOSTABLE multivibrator fabricated with silicon gate C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. There are two trigger inputs, A INPUT (negative edge) and 8 INPUT (positive edge). These inputs are valid for rising/falling signals, (t_r - t_f sec).

The device may also be triggered by using the CLR input (positive-edge) because of the Schmitt-trigger input; after triggering the output maintains the MONOSTABLE state for the time period determined by the external resistor R_x and capacitor C_x . Taking CLR low breaks this MONOSTABLE STATE. If the next trigger pulse occurs during the MONOSTABLE period it makes the MONOSTABLE period longer. Limit for values of C_x and R_x :










C_x : NO LIMIT

R_x : $V_{CC} = 2.0V$ 5K Ω to 1M Ω
 $V_{CC} = 3.0V$ 1K Ω to 1M Ω

All inputs are equipped with protection circuits against static discharge and transient excess voltage



TRUTH TABLE

INPUTS			OUTPUTS		NOTE
\bar{A}	B	\overline{CLR}	Q	\bar{Q}	
	H	H			OUTPUT ENABLE
X	L	H	L Δ	H Δ	INHIBIT
H	X	H	L Δ	H Δ	INHIBIT
L		H			OUTPUT ENABLE
L	H				OUTPUT ENABLE
X	X	L	L	H	INHIBIT

X: DON'T CARE

 Δ : EXCEPT FOR MONOSTABLE PERIOD

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	- 0.5 to 7	V
V_I	DC Input Voltage	- 0.5 to $V_{CC} + 0.5$	V
V_O	DC Output Voltage	- 0.5 to $V_{CC} + 0.5$	V
I_{IK}	DC Input Diode Current	± 20	mA
I_{OK}	DC Output Diode Current	± 20	mA
I_O	DC Output Source Sink Current Per Output Pin	± 25	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current	± 50	mA
P_D	Power Dissipation	500 (*)	mW
T_{stg}	Storage Temperature	- 65 to 150	$^{\circ}C$


Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(*) 500 mW: \cong 65 $^{\circ}C$ derate to 300 mW by 10 mW/ $^{\circ}C$: 65 $^{\circ}C$ to 85 $^{\circ}C$


RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit	
V_{CC}	Supply Voltage	2 to 6	V	
V_I	Input Voltage	0 to V_{CC}	V	
V_O	Output Voltage	0 to V_{CC}	V	
T_A	Operating Temperature	74HC Series 54HC Series	- 40 to 85 - 55 to 125	$^{\circ}C$
t_r, t_f	Input Rise and Fall Time (CLR only)	V_{CC} $\left\{ \begin{array}{l} 2 \text{ V} \\ 4.5 \text{ V} \\ 6 \text{ V} \end{array} \right.$	$\left\{ \begin{array}{l} 0 \text{ to } 1000 \\ 0 \text{ to } 500 \\ 0 \text{ to } 400 \end{array} \right.$	ns
C_x	External Capacitor	NO LIMITATION		F
R_x	External Resistor	V_{CC} $\left\{ \begin{array}{l} 3 \text{ V} \\ 3 \text{ V} \end{array} \right.$	$\left\{ \begin{array}{l} 5 \text{K to } 1 \text{M} \\ 1 \text{K to } 1 \text{M} \end{array} \right.$	Ω


LOGIC DIAGRAM



TIMING CHART



BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

Stand-by state

The external capacitor, Cx, is fully charged to V_{CC} in the stand-by state. Hence, before triggering, transistor Qp and Qn (connected to the Rx/Cx node) are both turned off. The two comparators that control the timing and the two reference voltage sources stop operating. The total supply current is therefore only leakage current.

Trigger operation

Triggering occurs when:

- 1st) A is "low" and B has a falling edge;
- 2nd) B is "high" and A has a rising edge;
- 3rd) A is low and B is high and C1 has a rising edge.

After the multivibrator has been retriggered comparator C1 and C2 start operating and Qn is turned on. Cx then discharges through Qn. The voltage at the node Rx/Cx external falls.

When it reaches V_{REFL} the output of comparator C1 becomes low. This in turn resets the flip-flop and Qn is turned off. At this point C1 stops functioning but C2 continues to operate.

The voltage at R/C external begins to rise with a

time constant set by the external components Rx, Cx. Triggering the multivibrator causes Q to go high after internal delay due to the flip-flop and the gate. Q remains high until the voltage at R/C external rises again to V_{REFH} .

At this point C2 output goes low and O goes low. C2 stops operating.

That means that after triggering when the voltage R/C external returns to V_{REFH} the multivibrator has returned to its MONOSTABLE STATE. In the case where Rx · Cx are large enough and the discharge time of the capacitor and the delay time in the I.C. can be ignored, the width of the output pulse t_w (out) is as follows:

$$t_w(OUT) = 0.70 Cx \cdot Rx$$

Reset Operation

CL is normally high. If CL is low, the trigger is not effective because Q output goes low and trigger control flip-flop is reset.

Also transistor Qp is turned on and Cx is charged quickly to V_{CC} . This means if CL input goes low, the IC becomes waiting state both in operating and non operating state.

DC SPECIFICATIONS

Symbol	Parameter	V _{CC}	Test Condition		T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
					Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
V _{IH}	High Level Input Voltage	2.0			1.5	—	—	1.5	—	1.5	—	V
		4.5			3.15	—	—	3.15	—	3.15	—	
		6.0			4.2	—	—	4.2	—	4.2	—	
V _{IL}	Low Level Input Voltage	2.0			—	—	0.5	—	0.5	—	0.5	V
		4.5			—	—	1.35	—	1.35	—	1.35	
		6.0			—	—	1.8	—	1.8	—	1.8	
V _{OH}	High Level Output Voltage (Q, Q̄ Output)	2.0	V _{IN}	I _O	1.9	2.0	—	1.9	—	1.9	—	V
		4.5	V _{IH}		- 20 μA	4.4	4.5	—	4.4	—	4.4	
		6.0	or		5.9	6.0	—	5.9	—	5.9	—	
		4.5	V _{IL}	- 4.0 mA	4.18	4.31	—	4.13	—	4.10	—	
6.0	- 5.2 mA	5.68		5.8	—	5.63	—	5.60	—			
V _{OL}	Low Level Output Voltage (Q, Q̄ Output)	2.0	V _{IH}	20 μA	—	0	0.1	—	0.1	—	0.1	V
		4.5			—	0	0.1	—	0.1	—	0.1	
		6.0	or		—	0	0.1	—	0.1	—	0.1	
		4.5	V _{IL}	4.0 mA	—	0.17	0.26	—	0.33	—	0.40	
6.0	5.2 mA	—		0.18	0.26	—	0.33	—	0.40			
I _I	Input Leakage Current	6.0	V _I = V _{CC} or GND		—	—	± 0.1	—	± 1	—	± 1	μA
I _I	R/C Terminal Off-State Current	6.0	V _I = V _{CC} or GND		—	—	± 0.5	—	± 5	—	± 10	μA
I _{CC}	Quiescent Supply Current	6.0	V _I = V _{CC} or GND		—	—	4	—	40	—	80	μA
I _{CC} '	Active-State (1) Supply Current	2.0	V _I = V _{CC}		—	40	120	—	160	—	200	μA
		4.5	R/C _{ext} = 0.5 V _{CC}		—	0.1	0.3	—	0.4	—	0.5	mA
		6.0			—	0.2	0.6	—	0.8	—	1.0	mA

(1): Per Circuit

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V, T_A = 25°C, C_L = 15pF, Input t_r = t_f = 6ns)


Symbol	Parameter	54HC and 74HC			Unit
		Min.	Typ.	Max.	
t _{TLH} t _{THL}	Output Transition Time		4	8	ns
t _{PLH} t _{PHL}	Propagation Delay Time (Ā, B TRIGGER - Q, Q̄)		32	49	ns
t _{PLH} t _{PHL}	Propagation Delay Time (CLR TRIGGER - Q, Q̄)		35	55	ns
t _{PLH} t _{PHL}	Propagation Delay Time (CLR - Q, Q̄)		23	37	ns

AC ELECTRICAL CHARACTERISTICS ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)


Symbol	Parameter	V_{CC}	Test Condition	$T_A = 25^\circ\text{C}$ 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t_{LH} t_{THL}	Output Transition Time	2.0		—	30	75	—	95	—	110	ns
		4.5		—	8	15	—	19	—	22	
		6.0		—	7	13	—	16	—	19	
t_{PLH} t_{PHL}	Propagation Delay Time (\bar{A}, B TRIG. - Q, \bar{Q})	2.0		—	144	280	—	350	—	420	ns
		4.5		—	36	56	—	70	—	84	
		6.0		—	31	48	—	60	—	71	
t_{PLH} t_{PHL}	Propagation Delay Time (CLR TRIG. - Q, \bar{Q})	2.0		—	164	310	—	390	—	465	ns
		4.5		—	41	62	—	78	—	95	
		6.0		—	35	53	—	66	—	79	
t_{PLH} t_{PHL}	Propagation Delay Time (CLR - Q, \bar{Q})	2.0		—	108	210	—	265	—	315	ns
		4.5		—	27	42	—	53	—	63	
		6.0		—	23	36	—	45	—	54	
$t_{W(H)}$ $t_{W(L)}$	Minimum Trigger Pulse Width	2.0		—	30	75	—	95	—	110	ns
		4.5		—	8	15	—	19	—	22	
		6.0		—	7	13	—	16	—	19	
$t_{W(L)}$	Minimum Clear Pulse Width	2.0		—	30	75	—	95	—	110	ns
		4.5		—	8	15	—	19	—	22	
		6.0		—	7	13	—	16	—	19	
$\Delta t_{W(OUT)}$	Output Pulse Width Error. Between Circuits in Same Package			—	± 1	—	—	—	—	—	%
t_{REM}	Minimum Removal Time (\bar{A}, B TRIGGER)	2.0		—	—	0	—	0	—	0	ns
		4.5		—	—	0	—	0	—	0	
		6.0		—	—	0	—	0	—	0	
t_{REM}	Minimum Removal Time (CLR TRIGGER)	2.0		—	—	0	—	0	—	0	ns
		4.5		—	—	0	—	0	—	0	
		6.0		—	—	0	—	0	—	0	
t_{WOUT} (Min.)	Minimum Output Pulse Width	2.0	$C_x = 0\text{pF}$	—	490	1450	—	1825	—	2185	ns
		4.5	$R_x = 5\text{kpF}\Omega (V_{CC} = 2\text{V})$	—	190	290	—	365	—	437	
		6.0	$R_x = 1\text{k}\Omega (V_{CC} = 4.5, 6\text{V})$	—	170	260	—	325	—	373	
t_{WOUT}	Output Pulse Width	2.0	$C_x = 0.01\mu\text{F}$	72	85	98	72	98	72	98	μs
		4.5	$R_x = 10\text{k}\Omega$	72	80	88	72	88	72	88	
		6.0		72	80	88	72	88	72	88	
		2.0	$C_x = 0.1\mu\text{F}$	0.67	0.75	0.83	0.67	0.83	0.67	0.83	ms
		4.5	$R_x = 10\text{k}\Omega$	0.67	0.73	0.79	0.67	0.79	0.67	0.79	
		6.0		0.67	0.73	0.79	0.67	0.79	0.67	0.79	
C_{IN}	Input Capacitance			—	5	10	—	10	—	10	pF
$C_{PD} (*)$	Power Dissipation Capacitance			—	109	—	—	—	—	—	pF

Note (*) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test circuit). Average operating current can be obtained by equation hereunder:
 $I_{CC(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} \cdot \text{Duty}/100 + I_{CC}/2$ (per monostable) (I_{CC} : Active Supply Current, Duty: %)

SWITCHING CHARACTERISTICS TEST WAVEFORM




TEST WAVEFORM



Input Transition Time: 6ns
 $V_{IH} = V_{CC}$, $V_{IL} = GND$

Output Pulse Width Constant
K-Supply voltage

G-8372



t_{wOUT}-C_x Characteristics (Typ).

G-8373

