

LM4050QML Precision Micropower Shunt Voltage Reference

Check for Samples: LM4050QML

FEATURES

- Low Dose Rate Qualified 100 krad(Si)
- SEFI Immune
- SET Immune with 60µF C_{LOAD}
- C_{LOAD} 0μF to 100μF
- Fixed Reverse Breakdown Voltage of 2.500V, 5.000V

KEY SPECIFICATIONS

- LM4050-2.5QML
 - Output Voltage Tolerance IR = 100µA ±0.1%
 @ 25°C
 - Low Temperature Coefficient 15 ppm/°C
 - Low Output Noise 50 µVrms(typ)
 - Wide Operating Current Range 60 µA to 15 mA
- LM4050-5.0QML
 - Output Voltage Tolerance IR = 100µA ±0.1%
 @ 25°C
 - Low Temperature Coefficient 23 ppm/°C
 - Low Output Noise 100 µVrms(typ)
 - Wide Operating Current Range 74 µA to 15 mA

APPLICATIONS

- Control Systems
- Data Acquisition Systems
- Instrumentation
- Process Control
- Energy Management

DESCRIPTION

The LM4050QML precision voltage reference is available in a 10-Lead Ceramic CLGA package. The LM4050QML's design eliminates the need for an external stabilizing capacitor while ensuring stability with a capacitive load, thus making the LM4050QML easy to use. The LM4050-2.5QML has a 60 μ A minimum and 15 mA maximum operating current. The LM4050-5.0QML has a 74 μ A minimum and 15 mA maximum operating current.

The LM4050QML utilizes fuse and zener-zap reverse breakdown voltage trim during wafer sort to ensure that the prime parts have an accuracy of better than $\pm 0.1\%$ at 25°C. Bandgap reference temperature drift curvature correction and low dynamic impedance ensure stable reverse breakdown voltage accuracy over a wide range of operating temperatures and currents.

The LM4050QML operates over the temperature range of -55°C to +125°C.

Connection Diagram



Figure 1. 10-Lead Ceramic CLGA, Top View See NAC0010A Package

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

LM4050QML

TEXAS INSTRUMENTS

www.ti.com

SNVS627E -JUNE 2010-REVISED MAY 2012

PIN DESCRIPTIONS

FIN DESCRIFTIONS									
Pin Number	Pin Name	Function							
1	GND/NC	Ground or No Connect							
2	GND/NC	Ground or No Connect							
3	GND/NC	Ground or No Connect							
4	GND/NC	Ground or No Connect							
5	GND	Ground							
6	GND/NC	Ground or No Connect							
7	GND/NC	Ground or No Connect							
8	GND/NC	Ground or No Connect							
9	GND/NC	Ground or No Connect							
10	VREF	Reference Voltage							



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾

Reverse Current		20 mA		
Forward Current		10 mA		
Power Dissipation $(T_A = 25^{\circ}C)^{(2)}$	CLGA Package	467 mW		
Lead Temperature (Soldering, 10 seconds)	ad Temperature (Soldering, 10 seconds) CLGA Package		s) CLGA Package	
Storage Temperature		-65°C to +150°C		
Package Weight (typical)	CLGA Package	241mg		
ESD Tolerance ⁽³⁾		Class 2 (2000V)		

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(2) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is PD_{max} = (T_{Jmax} - T_A)/θ_{JA} or the number given in the Absolute Maximum Ratings, whichever is lower. For the LM4050QML, T_{Jmax} = 125°C, and the typical thermal resistance (θ_{JA}), when board mounted, is 214°C/W for the 10-Lead Ceramic CLGA package.

(3) The human body model is a 100 pF capacitor discharged through a 1.5 k Ω resistor into each pin.

Operating Ratings ⁽¹⁾

Temperature Range		-55°C ≤ T _A ≤ +125°C
Reverse Current	LM4050-2.5QML	60 µA to 15 mA
	LM4050-5.0QML	74 µA to 15 mA

(1) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is PD_{max} = (T_{Jmax} - T_A)/θ_{JA} or the number given in the Absolute Maximum Ratings, whichever is lower. For the LM4050QML, T_{Jmax} = 125°C, and the typical thermal resistance (θ_{JA}), when board mounted, is 214°C/W for the 10-Lead Ceramic CLGA package.

Package Thermal Resistance

Package	θ _{JA} (Still Air)	θ _{JA} (500LF/Min Air flow)	θ _{JC}
CLGA Package on 2 layer, 1oz PCB	214°C/ W	147°C/ W	20.87°C/ W



SNVS627E – JUNE 2010 – REVISED MAY 2012

Quality Conformance Inspection

MIL-STD-883, Method 5005 - Group A

Subgroup	Description	Temp (C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55
12	Setting time at +25	
13	Setting time at +125	
14	Setting time at	-55

LM4050-2.5QML Electrical Characteristics SMD: 5962R0923561

The initial Reverse Breakdown Voltage tolerance is $\pm 0.1\%$ @ $100 \mu A.$

Symbol	Parameter	Conditions	Notes	Typical ⁽¹	Min	Max	Units	Sub- groups
	Reverse Breakdown Voltage	I _R = 100 μA		2.500			V	
		I _R = 60μΑ				±2.5		
		I _R = 100μA				±2.5		
		I _R = 1mA				±3.75	mV	1
		I _R = 10mA				±10		
		I _R = 15mA				±13		
		I _R = 60μΑ				±5		
	Reverse Breakdown Voltage	I _R = 100μΑ				±5		2
۷R		I _R = 1mA	_			±6.25	mV	
	Telefallee	I _R = 10mA				±12.5		
		I _R = 15mA				±14		
		I _R = 60μΑ				±4.5		
		I _R = 100μΑ				±4.5		
		I _R = 1mA				±5.75	mV	3
		I _R = 10mA				±13		
		I _R = 15mA				±17.5		
	Minimum Operating Current			40.5		60	μA	1
RMIN	winimum Operating Current					65	μA	2, 3

(1) Typicals are at $T_A = 25^{\circ}C$ and represent most likely parametric norm.

SNVS627E -JUNE 2010-REVISED MAY 2012

www.ti.com

SMD: 5962R0923561 (continued) LM4050-2.5QML Electrical Characteristics

The initial Reverse Breakdown Voltage tolerance is +0.1% @ 100uA

Symbol	Parameter	Conditions	Notes	Typical ⁽¹)	Min	Max	Units	Sub- groups
		I _R = 60μΑ		±3		±15		
	Average Reverse Breakdown	I _R = 100μA		±3		±16		
	Voltage Temperature	I _R = 1mA	See ⁽²⁾	±3		±18		2
	@ 25°C ≤ T_A ≤ 125°C	I _R = 10mA		±4		±20		
A)/ /AT		I _R = 15mA		±6		±22	n n m /0 C	
Δv _R /Δ1	Average Reverse Breakdown Voltage Temperature Coefficient @ −55°C ≤ T _A ≤ 25°C	I _R = 60μΑ		±3		±18	ppm/°C	
		I _R = 100μA	See ⁽²⁾	±3		±19	-	
		I _R = 1mA		±3.5		±22		3
		I _R = 10mA		±10		±32		
		I _R = 15mA		±15		±45		
Z _R	Reverse Dynamic Impedance	$I_R = 1 \text{ mA}, \text{ f} = 120 \text{ Hz},$ $I_{AC} = 0.1 \text{ I}_R$		0.3			Ω	
V	Output Noise Valtage	0.1 Hz ≤ f ≤ 10 Hz		9			μVpp	
۷N	Output Noise Voltage	10 Hz ≤ f ≤ 10KHz		50			µVrms	
C _{LOAD}	Load Capacitor	Stable Over Temperature	See ⁽³⁾	60	0	100	μF	
V _{HYST}	Thermal Hysteresis	$\Delta T = -55^{\circ}C$ to $125^{\circ}C$	See ⁽⁴⁾	1			ppm	

(2) Not tested post irradiation. Typical post irradiation values listed in the post radiation Tempco table.

Capacitive load not required but improves SET stability. This parameter is guaranteed by design and/or characterization and is not (3) tested in production.

Thermal hysteresis is defined as the change in voltage measured at +25°C after cycling to temperature -55°C and the 25°C (4) measurement after cycling to temperature +125°C.

$$V_{HYST} = \frac{IV_{R1} - V_{R2}I}{V_R} \times 10^6 \text{ ppm}$$

Where: V_{HYST} = Thermal hysteresis expressed in ppm V_R = Nominal preset output voltage $V_{R1} = V_R$ before temperature fluctuation $V_{R2} = V_R$ after temperature fluctuation.

Post Radiation @ 25°C⁽¹⁾

The initial Reverse Breakdown Voltage tolerance is ±0.1% @ 100µA.

Symbol	Parameter	Conditions		30 krad	50 krad	100 krad	Sub- groups
		I _R = 60μΑ		+0.42%		+1.5%	
	Reverse Breakdown Voltage Tolerance	I _R = 100μΑ	Max		+0.67%		1
V _R		I _R = 1mA					
		I _R = 10mA					
		I _R = 15mA					

(1) Pre and post irradiation limits are identical to those listed under electrical characteristics except as listed in the post radiation table.

Post Radiation Tempco⁽¹⁾

Symbol	Devementer	Conditions		TYPI	CALS	
Symbol	Parameter	Conditions	30 krad	50 krad	100 krad	Units
	Average Reverse Breakdown Voltage Temperature Coefficient Drift @ $25^{\circ}C \le T_A \le 125^{\circ}C$	60µA ≤ I _R ≤ 15mA	+41	+83	+144	ppm/°C
Δv _R /Δ1	Average Reverse Breakdown Voltage Temperature Coefficient Drift @ $-55^{\circ}C \le T_{A} \le 25^{\circ}C$	60µA ≤ I _R ≤ 15mA	+46	+87	+166	ppm/°C

(1) Not tested post irradiation. Typical post irradiation values listed in the post radiation Tempco table.



Operational Life Test Delta Parameters

This table represents the drift seen from initial measurements post 1000hr Operational Life Burn-In. All units will remain within the electrical characteristics limits post 1000hr Operational Life Burn-In. Deltas required for QMLV product at Group B, Sub-Group 5.

Symbol	Parameter	Conditions	Note	Min	Max	Units	Temp
		I _R = 60μΑ		-0.873	0.873		
		I _R = 100μΑ		-0.873	0.873		
V _R	Reverse Breakdonwn	I _R = 1mA		-0.998	0.998	mV	1
	Voltage Poleranoe	I _R = 10mA		-3.93	3.93		
		I _R = 15mA		-5	5		
I _{RMIN}	Minimum Operating Current			-0.623	0.623	μΑ	1

LM4050-5.0QML Electrical Characteristics SMD: 5962R0923562

The initial Reverse Breakdown Voltage tolerance is ±0.1% @ 100µA.

Symbol	Parameter	Conditions	Notes	Typical ⁽¹)	Min	Max	Units	Sub- groups
	Reverse Breakdown Voltage	I _R = 100 μA		5.000			V	
		Ι _R = 74μΑ				±5.0		
		I _R = 100μA				±5.0		
		I _R = 1mA				±8	mV	1
		I _R = 10mA				±18	_	
		I _R = 15mA				±20		
		Ι _R = 74μΑ				±10		
N		I _R = 100μA				±10		
۷R	Reverse Breakdown Voltage Tolerance	I _R = 1mA				±12	mV	2
	loioianoo	I _R = 10mA				±22.5		
		I _R = 15mA				±28		
		Ι _R = 74μΑ				±9		
		I _R = 100μA				±9		
		I _R = 1mA				±11.5	mV	3
		I _R = 10mA				±29	-	
		I _R = 15mA				±37		
	Minimum Operating Current			53		70	μA	1
IRMIN						74	μA	2, 3
		I _R = 74μΑ		±9		±23		
	Average Reverse Breakdown	I _R = 100μA		±9		±25		
	Voltage Temperature	I _R = 1mA	See ⁽²⁾	±10		±28		2
	@ 25°C ≤ T_A ≤ 125°C	I _R = 10mA		±11		±35		
A)/ /AT		I _R = 15mA		±11		±40		
Δv _R /Δ1		Ι _R = 74μΑ		±10		±25	ppm/°C	
	Average Reverse Breakdown	I _R = 100μA		±10		±29		
	Voltage Temperature	I _R = 1mA	See ⁽²⁾	±10		±34		3
	@ −55°C \leq T _A \leq 25°C	I _R = 10mA		±15		±45		
		$I_R = 15mA$		±20		±60		
Z _R	Reverse Dynamic Impedance	$I_R = 1 \text{ mA, } f = 120 \text{ Hz,}$ $I_{AC} = 0.1 \text{ I}_R$		0.5			Ω	
V _N	Output Noise Voltage	10 Hz ≤ f ≤ 10KHz		100			µVrms	

(1) Typicals are at $T_A = 25^{\circ}C$ and represent most likely parametric norm.

(2) Not tested post irradiation. Typical post irradiation values listed in the post radiation Tempco table.

Copyright © 2010–2012, Texas Instruments Incorporated

LM4050-5.0QML Electrical Characteristics SMD: 5962R0923562 (continued)

The initial Reverse Breakdown Voltage tolerance is ±0.1% @ 100µA.

Symbol	Parameter	Conditions	Notes	Typical ⁽¹)	Min	Max	Units	Sub- groups
C _{LOAD}	Load Capacitor	Stable Over Temperature	See ⁽³⁾	60	0	100	μF	
V _{HYST}	Thermal Hysteresis	$\Delta T = -55^{\circ}C$ to $125^{\circ}C$	See ⁽⁴⁾	20			ppm	

Capacitive load not required but improves SET stability. This parameter is guaranteed by design and/or characterization and is not (3) tested in production.

Thermal hysteresis is defined as the change in voltage measured at +25°C after cycling to temperature -55°C and the 25°C (4)measurement after cycling to temperature +125°C. $V_{HYST} = \frac{IV_{R1} - V_{R2}I}{V_{R1}} \times 10^{6} \text{ ppm}$

SNVS627E -JUNE 2010-REVISED MAY 2012

 V_{R}

Where: V_{HYST} = Thermal hysteresis expressed in ppm

V_R = Nominal preset output voltage

 $V_{R1} = V_R$ before temperature fluctuation

 $V_{R2} = V_R$ after temperature fluctuation.

Post Radiation @ 25°C⁽¹⁾

The initial Reverse Breakdown Voltage tolerance is ±0.1% @ 100µA.

Symbol	Parameter	Conditions		30 krad	50 krad	100 krad	Sub- groups
V _R		I _R = 74μΑ		+0.37%	+0.61%	+1.75%	1
	Reverse Breakdown Voltage Tolerance	I _R = 100μΑ					
		I _R = 1mA	Max				
		I _R = 10mA					
		I _R = 15mA					

(1) Pre and post irradiation limits are identical to those listed under electrical characteristics except as listed in the post radiation table.

Post Radiation Tempco⁽¹⁾

Sumbol	Beremeter	Conditions	TYPICALS				
Symbol	Parameter	Conditions	30 krad	50 krad	100 krad	Units	
ΔV _R /ΔΤ	Average Reverse Breakdown Voltage Temperature Coefficient Drift @ 25°C $\leq T_A \leq 125$ °C	74µA ≤ I _R ≤ 15mA	+87	+166	+387	ppm/°C	
	Average Reverse Breakdown Voltage Temperature Coefficient Drift @ $-55^{\circ}C \le T_{A} \le 25^{\circ}C$	74µA ≤ I _R ≤ 15mA	+96	+162	+343	ppm/°C	

(1) Not tested post irradiation. Typical post irradiation values listed in the post radiation Tempco table.

Operational Life Test Delta Parameters

This table represents the drift seen from initial measurements post 1000hr Operational Life Burn-In. All units will remain within the electrical characteristics limits post 1000hr Operational Life Burn-In. Deltas required for QMLV product at Group B, Sub-Group 5.

Symbol	Parameter	Conditions	Note	Min	Max	Units	Temp
V _R		Ι _R = 74μΑ		-0.8	0.8		
	Reverse Breakdonwn Voltage Tolerance	I _R = 100μΑ		-0.8	0.8		
		I _R = 1mA		-0.84	0.84	mV	1
		$I_R = 10 mA$		-1.6	1.6		
		I _R = 15mA		-2.6	2.6		
I _{RMIN}	Minimum Operating Current			-0.623	0.623	μΑ	1





LM4050QML

SNVS627E -JUNE 2010-REVISED MAY 2012



Typical Performance Characteristics



Typical Radiation Characteristics



8



SNVS627E – JUNE 2010 – REVISED MAY 2012

Start-Up Characteristics



TEXAS INSTRUMENTS

SNVS627E -JUNE 2010-REVISED MAY 2012

www.ti.com

(1)

Functional Block Diagram



APPLICATIONS INFORMATION

The LM4050QML is a precision micro-power curvature-corrected bandgap shunt voltage reference. The LM4050QML is available in the 10-Lead Ceramic CLGA package. The LM4050QML has been designed for stable operation without the need of an external capacitor connected between the "+" pin and the "-" pin. If, however, a bypass capacitor is used, the LM4050QML remains stable. The LM4050-2.5QML has a 60 μ A minimum and 15 mA maximum operating current. The LM4050-5.0QML has a 74 μ A minimum and 15 mA maximum operating current.

The typical thermal hysteresis specification is defined as the change in +25°C voltage measured after thermal cycling. The device is thermal cycled to temperature -55°C and then measured at 25°C. Next the device is thermal cycled to temperature +125°C and again measured at 25°C. The resulting V_{OUT} delta shift between the 25°C measurements is thermal hysteresis. Thermal hysteresis is common in precision references and is induced by thermal-mechanical package stress. Changes in environmental storage temperature, operating temperature and board mounting temperature are all factors that can contribute to thermal hysteresis.

In a conventional shunt regulator application (Figure 12), an external series resistor (R_S) is connected between the supply voltage and the LM4050QML. R_S determines the current that flows through the load (I_L) and the LM4050QML (I_Q). Since load current and supply voltage may vary, R_S should be small enough to supply at least the maximum guaranteed I_{RMIN} (spec. table) to the LM4050QML even when the supply voltage is at its minimum and the load current is at its maximum value. When the supply voltage is at its maximum and I_L is at its minimum, R_S should be large enough so that the current flowing through the LM4050QML is less than 15 mA.

 R_S is determined by the supply voltage, (V_S), the load and operating current, (I_L and I_Q), and the LM4050QML's reverse breakdown voltage, V_R.

$$R_{S} = \frac{V_{S} - V_{R}}{I_{L} + I_{Q}}$$

Radiation Environments

Careful consideration should be given to environmental conditions when using a product in a radiation environment.

TOTAL IONIZING DOSE

Radiation hardness assured (RHA) products are those part numbers with a total ionizing dose (TID) level specified in the Ordering Information table on the front page. Testing and qualification of these products is done on a wafer level according to MIL-STD-883, Test Method 1019. Wafer level TID data is available with lot shipments.

Testing and qualification is performed at the 30, 50 and 100 krad TID levels at a dose rate of 10 mrad/s, using a 1.5X overtest at each TID level. For the 30 krad level units are tested to 50 krad, for 50 krad units are tested to 80 krad and for 100 krad units are tested to 150 krad, with all parameters remaining inside the post irradiation test limits.



SINGLE EVENT EFFECTS (SEE)

LM4050QML

One time single event effects characterization was performed according to EIA/JEDEC Standard, EIA/JEDEC57.

A test report is available upon request.

SINGLE EVENT TRANSIENTS (SET)

With a 60 μ F capacitor on the output, no single event transients were seen at the highest linear energy transfer (LET) tested: 59 MeV-cm²/mg.

SET characterization with other capacitor values is in the SEE report, available upon request.

SINGLE EVENT FUNCTIONAL INTERRUPT (SEFI)

No single event functional interrupts were detected to the highest linear energy transfer (LET) tested: 100 MeV- cm^2/mg .

Typical Applications



Figure 12. Shunt Regulator



Figure 13. The LM4050QML as a power supply and reference





Figure 14. The LM4050QML as a power supply and reference

The LM4050QML is a good choice as a power regulator for the DAC121S101QML or ADC128S102QML. The minimum resistor value in the circuit of Figure 13 or Figure 14 should be chosen such that the maximum current through the LM4050QML does not exceed its 15 mA rating. The conditions for maximum current include the input voltage at its maximum, the LM4050QML voltage at its minimum, the resistor value at its minimum due to to tolerance, and the DAC121S101QML or ADC128S102QML draws zero current. The maximum resistor value must allow the LM4050QML to draw more than its minimum current for regulation plus the maximum DAC121S101QML or ADC128S102QML current in full operation. The conditions for minimum current include the input voltage at its minimum, the LM4050QML voltage at its maximum the resistor value at its maximum current include the input voltage at its minimum, the LM4050QML current in full operation. The conditions for minimum current include the input voltage at its minimum, the LM4050QML voltage at its maximum, the resistor value at its maximum due to to tolerance, and the DAC121S101QML or ADC128S102QML draws its maximum. The resistor value at its maximum due to summarized as

 $R(\min) = (V_{IN}(\max) - V_Z(\min) / (I_A(\min) + I_Z(\max))$

and

 $R(max) = (V_{IN}(min) - V_Z(max) / (I_A(max) + I_Z(min))$

(3)

(2)

where V_Z(min) and V_Z(max) are the nominal LM4050QML output voltages ± the LM4050QML output tolerance over temperature, I_Z(max) is the maximum allowable current through the LM4050QML, I_Z(min) is the minimum current required by the LM4050QML for proper regulation, I_A(max) is the maximum DAC121S101QML or ADC128S102QML supply current, and I_A(min) is the minimum DAC121S101QML or ADC128S102QML supply current.

XAS

NSTRUMENTS



Nominal clamping voltage is \pm 11.5V (LM4050QML's reverse breakdown voltage \pm 2 diode V_F). Bounded amplifier reduces saturation-induced delays and can prevent succeeding stage damage.

Figure 15. Bounded amplifier



The bounding voltage is \pm 4V with the LM4050-2.5QML (LM4050QML's reverse breakdown voltage + 3 diode V_F).





SNVS627E – JUNE 2010 – REVISED MAY 2012

www.ti.com



Figure 17. Precision 1 μ A to 1 mA Current Sources

*I_{OUT} =
$$\frac{2.5V}{R2}$$

(4)

Revision History

Date Released	Revision	Section	Changes
08/20/2010	A	Initial Release	New Product Low Dose Qualified LM4050WG2.5RLQV Initial Release
01/20/2012	В	General Description, Features, Key Specifications, Ordering Table, Operating Ratings, Package Thermal Table, Electrical Section	General Description, Features, Key Specifications, Ordering Table, Operating Ratings, Package Thermal Table, Electrical Section — Added the 5.0 V option information for all sections. Added new NSIDS LM4050WG5.0RLQV and LM4050WG5.0–MPR Voltage option to data sheet. Revision A will be Archived.
05/23/2012	С	Electrical Section	Electrical Section — Updated Delta Vr/Delta T for typical limits for both the 2.5 and 5.0 versions. Revision B will be Archived.

24-Jan-2013

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
5962R0923561VZA	ACTIVE	CLGA	NAC	10	54	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LM4050WG 2.5RLQV Q 5962R09235 61VZA ACO 61VZA >T	Samples
LM4050WG2.5RLQV	ACTIVE	CLGA	NAC	10	54	TBD	A42 SNPB	Level-1-NA-UNLIM	-55 to 125	LM4050WG 2.5RLQV Q 5962R09235 61VZA ACO 61VZA >T	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



24-Jan-2013

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

NAC0010A



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconr	nectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated