

LH28F64BNHG-PBSL60

Synchronous Dual Work Flash Memory

64M (4M × 16)

(Model No.: LHF64N08)

Spec No.: FM02X010

Issue Date: October 24, 2002

SPEC No.	FM02X010
ISSUE:	Oct. 24, 2002

To: _____

PRELIMINARY
SPECIFICATIONS

Product Type 64 Mbit Flash Memory

LH28F640BNHG — P B S L 60

Model No. (LHF64N08)

This device specification is subject to change without notice.

* This specifications contains 38 pages including the cover and appendix.

CUSTOMERS ACCEPTANCE

DATE: _____

BY: _____

PRESENTED

BY: *Y. Hotta*
YHOTTA
Dept. General Manager

REVIEWED BY: PREPARED BY:

H. Takato *K. Maeda*

Product Development Dept. I
Flash Memory Division
Integrated Circuits Group
SHARP CORPORATION

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools
 - Audiovisual equipment
 - Home appliance
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

CONTENTS

PAGE	PAGE
0.75mm pitch 56-Ball CSP Pinout 3	Frequency Configuration Settings 18
Pin Descriptions..... 4	Frequency Configuration 18
Simultaneous Operation Modes Allowed with Four Planes 6	Output Configuration 19
Memory Map 7	Read Sequence and Burst Length 19
Identifier Codes and OTP Address for Read Operation 8	Partition Configuration Register Definition..... 20
Identifier Codes and OTP Address for Read Operation on Partition Configuration..... 8	Partition Configuration 20
OTP Block Address Map for OTP Program..... 9	1 Electrical Specifications..... 21
Bus Operation 10	1.1 Absolute Maximum Ratings 21
Command Definitions 11	1.2 Operating Conditions 21
Functions of Block Lock and Block Lock-Down.... 13	1.2.1 Capacitance 22
Block Locking State Transitions upon Command Write..... 13	1.2.2 AC Input/Output Test Conditions 22
Block Locking State Transitions upon WP# Transition..... 14	1.2.3 DC Characteristics 23
Status Register Definition..... 15	1.2.4 AC Characteristics - Read-Only Operations 25
Extended Status Register Definition 16	1.2.5 AC Characteristics - Write Operations 33
Read Configuration Register Definition..... 17	1.2.6 Reset Operations 35
	1.2.7 Block Erase, Advanced Factory Program, (Page Buffer) Program and OTP Program Performance..... 36

LH28F640BNHG-PBSL60

64Mbit (4Mbit×16)

Synchronous Dual Work Flash MEMORY

- 64M density with 16Bit I/O Interface
- High Performance Reads
 - 60/20ns 8-Word Page Mode
 - 52MHz Synchronous Burst Mode
- Configurative 4-Plane Dual Work
 - Flexible Partitioning
 - Read operations during Block Erase or (Page Buffer) Program
 - Status Register for Each Partition
- Low Power Operation
 - 1.7V Read and Write Operations
 - V_{CCQ} for Input/Output Power Supply Isolation
 - Automatic Power Savings Mode Reduces I_{CCR} in Static Mode
- Enhanced Code + Data Storage
 - 5 μ s Typical Erase/Program Suspends
- OTP (One Time Program) Block
 - 4-Word Factory-Programmed Area
 - 4-Word User-Programmable Area
- High Performance Program with Page Buffer
 - 16-Word Page Buffer
 - 5 μ s/Word (Typ.) at 12V V_{PP}
- Operating Temperature -40°C to +85°C
- Advanced Factory Programming Mode
 - 3.5 μ s/Word (Typ.)
- Flexible Blocking Architecture
 - Eight 4K-word Parameter Blocks
 - One-hundred and twenty-seven 32K-word Main Blocks
 - Bottom Parameter Location
- Enhanced Data Protection Features
 - Individual Block Lock and Block Lock-Down with Zero-Latency
 - All blocks are locked at power-up or device reset.
 - Absolute Protection with $V_{PP} \leq V_{PPLK}$
 - Block Erase, Advanced Factory Program, (Page Buffer) Word Program Lockout during Power Transitions
- Automated Erase/Program Algorithms
 - 1.8V Low-Power 22 μ s/Word (Typ.) Programming
 - 12V No Glue Logic 9 μ s/Word (Typ.) Production Programming and 0.5s Erase (Typ.)
- Cross-Compatible Command Support
 - Basic Command Set
 - Common Flash Interface (CFI)
- Extended Cycling Capability
 - Minimum 100,000 Block Erase Cycles
- 0.75mm pitch 56-Ball CSP
- ETOXTM* Flash Technology
- Not designed or rated as radiation hardened
- CMOS Process (P-type silicon substrate)

The product, which is 4-Plane Synchronous Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at $V_{CC}=1.7V-1.95V$ and $V_{PP}=0.9V-1.95V$ or 11.7V-12.3V. Its low voltage operation capability greatly extends battery life for portable applications.

The product provides high performance asynchronous page mode and synchronous burst mode. It allows code execution directly from Flash, thus eliminating time consuming wait states. Furthermore, its newly configurative partitioning architecture allows flexible dual work operation.

The memory array block architecture utilizes Enhanced Data Protection features and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program.

Special OTP (One Time Program) block provides an area to store permanent code such as an unique number.

* ETOX is a trademark of Intel Corporation.

Table 1. Pin Descriptions

Symbol	Type	Name and Function
A ₀ -A ₂₁	INPUT	ADDRESS INPUTS: Inputs for addresses. 64M: A ₀ -A ₂₁
DQ ₀ -DQ ₁₅	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code and read/partition configuration register code reads. Data pins float to high-impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high (V _{IH}) deselected the device and reduces power consumption to standby levels.
CLK	INPUT	CLOCK: Synchronizes the memory to the system bus operating frequency in synchronous burst mode. The first rising (or falling if RCR.6 is "0") edge latches the address when ADV# is V _{IL} or upon a rising ADV# edge. This is used only for synchronous burst mode.
ADV#	INPUT	ADDRESS VALID: Addresses are input to the memory when ADV# is low (V _{IL}). Addresses are latched on ADV#'s rising edge during read and write operations.
RST#	INPUT	RESET: When low (V _{IL}), RST# resets internal automation and inhibits write operations which provides data protection. RST#-high (V _{IH}) enables normal operation. After power-up or reset mode, the device is automatically set to asynchronous read array mode. RST# must be low during power-up/down.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first).
WP#	INPUT	WRITE PROTECT: When WP# is V _{IL} , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and not locked-down. When WP# is V _{IH} , lock-down is disabled.
WAIT	OUTPUT	WAIT: Indicates data valid in synchronous burst modes. The read configuration register bit 10 (RCR.10, WT) determines its polarity. With CE# at V _{IL} , WAIT's active output is V _{OL} or V _{OH} . WAIT is High-Z if CE# is V _{IH} . WAIT is not gated by OE#. WAIT is used only for synchronous burst mode.
V _{PP}	INPUT	MONITORING POWER SUPPLY VOLTAGE: V _{PP} is not used for power supply pin. With V _{PP} ≤ V _{PPLK} , block erase, advanced factory program, (page buffer) program or OTP program cannot be executed and should not be attempted. Applying 12V ± 0.3V to V _{PP} provides fast erasing or fast programming mode. In this mode, V _{PP} is power supply pin. Applying 12V ± 0.3V to V _{PP} during erase/program can only be done for a maximum of 1,000 cycles on each block. V _{PP} may be connected to 12V ± 0.3V for a total of 80 hours maximum. Use of this pin at 12V beyond these limits may reduce block cycling capability or cause permanent damage.

Table 1. Pin Descriptions (Continued)

Symbol	Type	Name and Function
V _{CC}	SUPPLY	DEVICE POWER SUPPLY (1.7V-1.95V): With $V_{CC} \leq V_{LKO}$, all write attempts to the flash memory are inhibited. Device operations at invalid V _{CC} voltage (see DC Characteristics) produce spurious results and should not be attempted.
V _{CCQ}	SUPPLY	INPUT/OUTPUT POWER SUPPLY (1.7V-1.95V): Power supply for all input/output pins.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC		NO CONNECT: Lead is not internally connected; it may be driven or floated.

Table 2. Simultaneous Operation Modes Allowed with Four Planes^(1, 2)

IF ONE PARTITION IS:	THEN THE MODES ALLOWED IN THE OTHER PARTITION IS:										
	Read Array	Read ID/OTP	Read Status	Read Query	Word Program	Page Buffer Program	OTP Program	Block Erase	Advanced Factory Program	Program Suspend	Block Erase Suspend
Read Array	X	X	X	X	X	X		X		X	X
Read ID/OTP	X	X	X	X	X	X		X		X	X
Read Status	X	X	X	X	X	X	X	X	X	X	X
Read Query	X	X	X	X	X	X		X		X	X
Word Program	X	X	X	X							X
Page Buffer Program	X	X	X	X							X
OTP Program			X								
Block Erase	X	X	X	X							
Advanced Factory Program			X								
Program Suspend	X	X	X	X							X
Block Erase Suspend	X	X	X	X	X	X				X	

NOTES:

1. "X" denotes the operation available.
2. Configurative Partition Dual Work Restrictions:
 Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing.
 Commands must be written to an address within the block targeted by that command.
 It is not possible to do burst reads that cross partition boundaries.




Figure 2. Memory Map (Bottom Parameter)

Table 3. Identifier Codes and OTP Address for Read Operation

	Code	Address [A ₁₅ -A ₀]	Data [DQ ₁₅ -DQ ₀]	Notes
Manufacturer Code	Manufacturer Code	0000H	00B0H	1
Device Code	Bottom Parameter Device Code	0001H	00BBH	1, 2
Block Lock Configuration Code	Block is Unlocked	Block Address + 2	DQ ₀ = 0	3
	Block is Locked		DQ ₀ = 1	3
	Block is not Locked-Down		DQ ₁ = 0	3
	Block is Locked-Down		DQ ₁ = 1	3
Device Configuration Code	Read Configuration Register	0005H	RCRC	1, 4
	Partition Configuration Register	0006H	PCRC	1, 5
OTP	OTP Lock	0080H	OTP-LK	1, 6
	OTP	0081-0088H	OTP	1, 7

NOTES:

1. The address A₂₁-A₁₆ are shown in below table for reading the manufacturer code, device code, device configuration code and OTP data.
2. Bottom parameter device has its parameter blocks in the plane0 (The lowest address).
3. Block Address = The beginning location of a block address within the partition to which the Read Identifier Codes/OTP command (90H) has been written.
DQ₁₅-DQ₂ are reserved for future implementation.
4. RCRC=Read Configuration Register Code.
5. PCRC=Partition Configuration Register Code.
6. OTP-LK=OTP Block Lock configuration.
7. OTP=OTP Block data.

Table 4. Identifier Codes and OTP Address for Read Operation on Partition Configuration⁽¹⁾ (64M-bit device)

Partition Configuration Register ⁽²⁾			Address (64M-bit device)
PCR.10	PCR.9	PCR.8	[A ₂₁ -A ₁₆]
0	0	0	00H
0	0	1	00H or 10H
0	1	0	00H or 20H
1	0	0	00H or 30H
0	1	1	00H or 10H or 20H
1	1	0	00H or 20H or 30H
1	0	1	00H or 10H or 30H
1	1	1	00H or 10H or 20H or 30H

NOTES:

1. The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).
2. Refer to Table 15 for the partition configuration register.




Figure 3. OTP Block Address Map for OTP Program
 (The area outside 80H~88H cannot be used.)

Table 5. Bus Operation^(1, 2)

Mode	Notes	RST#	CE#	OE#	WE#	ADV#	WP#	Address	V _{PP}	DQ ₀₋₁₅	WAIT
Read Array	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	V _{IL}	X	X	X	D _{OUT}	See NOTE 8
Output Disable		V _{IH}	V _{IL}	V _{IH}	V _{IH}	X	X	X	X	High Z	V _{IL} or V _{IH}
Standby		V _{IH}	V _{IH}	X	X	X	X	X	X	High Z	High Z
Reset	3	V _{IL}	X	X	X	X	X	X	X	High Z	High Z
Read Identifier Codes/OTP	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	V _{IL}	X	See Table 3 and Table 4	X	See Table 3 and Table 4	V _{IL} or V _{IH}
Read Query	6,7	V _{IH}	V _{IL}	V _{IL}	V _{IH}	V _{IL}	X	See Appendix	X	See Appendix	V _{IL} or V _{IH}
Write	4,5,6	V _{IH}	V _{IL}	V _{IH}	V _{IL}	V _{IL}	X	X	X	D _{IN}	V _{IL} or V _{IH}

NOTES:

1. Refer to DC Characteristics. When $V_{PP} \leq V_{PPLK}$, memory contents can be read, but cannot be altered.
2. X can be V_{IL} or V_{IH} for control pins and addresses, and V_{PPLK} or V_{PPH1/2} for V_{PP}. See DC Characteristics for V_{PPLK} and V_{PPH1/2} voltages.
3. RST# at GND±0.2V ensures the lowest power consumption.
4. Command writes involving block erase, (page buffer) program or OTP program are reliably executed when $V_{PP} = V_{PPH1/2}$ and $V_{CC} = 1.7V - 1.95V$.
Command writes involving advanced factory program are reliably executed when $V_{PP} = V_{PPH2}$ and $V_{CC} = 1.7V - 1.95V$.
5. Refer to Table 6 for valid D_{IN} during a write operation.
6. Never hold OE# low and WE# low at the same timing.
7. Refer to Appendix of LH28F640BN series for more information about query code.
8. WAIT indicates data valid in synchronous burst modes. WAIT is used only for synchronous burst mode.

Table 6. Command Definitions⁽¹¹⁾

Command	Bus Cycles Req'd	Notes	First Bus Cycle			Second Bus Cycle		
			Oper ⁽¹⁾	Addr ⁽²⁾	Data	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾
Read Array	1		Write	PA	FFH			
Read Identifier Codes/OTP	≥ 2	4	Write	PA	90H	Read	IA or OA	ID or OD
Read Query	≥ 2	4	Write	PA	98H	Read	QA	QD
Read Status Register	2		Write	PA	70H	Read	PA	SRD
Clear Status Register	1		Write	PA	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Advanced Factory Program	2	5,9	Write	X	30H	Write	X	D0H
Program	2	5,6	Write	WA	40H or 10H	Write	WA	WD
Page Buffer Program	≥ 4	5,7	Write	WA	E8H	Write	WA	N-1
Block Erase and (Page Buffer) Program Suspend	1	8,9	Write	PA	B0H			
Block Erase and (Page Buffer) Program Resume	1	8,9	Write	PA	D0H			
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H
Clear Block Lock Bit	2	10	Write	BA	60H	Write	BA	D0H
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH
OTP Program	2	9	Write	OA	C0H	Write	OA	OD
Set Read Configuration Register	2		Write	RCRC	60H	Write	RCRC	03H
Set Partition Configuration Register	2		Write	PCRC	60H	Write	PCRC	04H

NOTES:

- Bus operations are defined in Table 5.
- All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.
X=Any valid address within the device.
PA=Address within the selected partition.
IA=Identifier codes address (See Table 3 and Table 4).
QA=Query codes address. Refer to Appendix of LH28F640BN series for details.
BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.
WA=Address of memory location for the Program command or the first address for the Page Buffer Program command.
OA=Address of OTP block to be read or programmed (See Figure 3).
RCRC=Read configuration register code presented on the addresses A₀-A₁₅.
PCRC=Partition configuration register code presented on the address A₀-A₁₅.
- ID=Data read from identifier codes. (See Table 3 and Table 4).
QD=Data read from query database. Refer to Appendix of LH28F640BN series for details.
SRD=Data read from status register. See Table 10 and Table 11 for a description of the status register bits.
WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.
OD=Data within OTP block. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.
N-1=N is the number of the words to be loaded into a page buffer.
- Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, read configuration register code, partition configuration register code and the data within OTP block (See Table 3 and Table 4).
The Read Query command is available for reading CFI (Common Flash Interface) information.

5. Block erase, advanced factory program or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is V_{IH} .
6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
7. Following the third bus cycle, input the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to Appendix of LH28F640BN series for details.
8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
9. Advanced factory program and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP# is V_{IL} . When WP# is V_{IH} , lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

Table 7. Functions of Block Lock⁽⁵⁾ and Block Lock-Down

Current State					Erase/Program Allowed ⁽²⁾
State	WP#	DQ ₁ ⁽¹⁾	DQ ₀ ⁽¹⁾	State Name	
[000]	0	0	0	Unlocked	Yes
[001] ⁽³⁾	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] ⁽³⁾	1	0	1	Locked	No
[110] ⁽⁴⁾	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

NOTES:

- DQ₀=1: a block is locked; DQ₀=0: a block is unlocked.
DQ₁=1: a block is locked-down; DQ₁=0: a block is not locked-down.
- Erase and program are general terms, respectively, to express: block erase, advanced factory program and (page buffer) program operations.
- At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#=0) or [101] (WP#=1), regardless of the states before power-off or reset operation.
- When WP# is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.
- OTP (One Time Program) block has the lock function which is different from those described above.

Table 8. Block Locking State Transitions upon Command Write⁽⁴⁾

Current State				Result after Lock Command Written (Next State)		
State	WP#	DQ ₁	DQ ₀	Set Lock ⁽¹⁾	Clear Lock ⁽¹⁾	Set Lock-down ⁽¹⁾
[000]	0	0	0	[001]	No Change	[011] ⁽²⁾
[001]	0	0	1	No Change ⁽³⁾	[000]	[011]
[011]	0	1	1	No Change	No Change	No Change
[100]	1	0	0	[101]	No Change	[111] ⁽²⁾
[101]	1	0	1	No Change	[100]	[111]
[110]	1	1	0	[111]	No Change	[111] ⁽²⁾
[111]	1	1	1	No Change	[110]	No Change

NOTES:

- "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.
- When the Set Block Lock-Down Bit command is written to the unlocked block (DQ₀=0), the corresponding block is locked-down and automatically locked at the same time.
- "No Change" means that the state remains unchanged after the command written.
- In this state transitions table, assumes that WP# is not changed and fixed V_{IL} or V_{IH}.

Table 9. Block Locking State Transitions upon WP# Transition⁽⁴⁾

Previous State	Current State				Result after WP# Transition (Next State)	
	State	WP#	DQ ₁	DQ ₀	WP#=0→1 ⁽¹⁾	WP#=1→0 ⁽¹⁾
-	[000]	0	0	0	[100]	-
-	[001]	0	0	1	[101]	-
[110] ⁽²⁾	[011]	0	1	1	[110]	-
Other than [110] ⁽²⁾					[111]	-
-	[100]	1	0	0	-	[000]
-	[101]	1	0	1	-	[001]
-	[110]	1	1	0	-	[011] ⁽³⁾
-	[111]	1	1	1	-	[011]

NOTES:

1. "WP#=0→1" means that WP# is driven to V_{IH} and "WP#=1→0" means that WP# is driven to V_{IL}.
2. State transition from the current state [011] to the next state depends on the previous state.
3. When WP# is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.
4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

Table 10. Status Register Definition

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BES	PBPAFPOPS	VPPS	PBPSS	DPS	PPES
7	6	5	4	3	2	1	0
<p>SR.15 - SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R)</p> <p>SR.7 = WRITE STATE MACHINE STATUS (WSMS) 1 = Ready 0 = Busy</p> <p>SR.6 = BLOCK ERASE SUSPEND STATUS (BESS) 1 = Block Erase Suspended 0 = Block Erase in Progress/Completed</p> <p>SR.5 = BLOCK ERASE STATUS (BES) 1 = Error in Block Erase 0 = Successful Block Erase</p> <p>SR.4 = (PAGE BUFFER) PROGRAM, ADVANCED FACTORY PROGRAM AND OTP PROGRAM STATUS (PBPAFPOPS) 1 = Error in (Page Buffer) Program, Advanced Factory Program or OTP Program 0 = Successful (Page Buffer) Program, Advanced Factory Program or OTP Program</p> <p>SR.3 = V_{PP} STATUS (VPPS) 1 = V_{PP} LOW Detect, Operation Abort 0 = V_{PP} OK</p> <p>SR.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS) 1 = (Page Buffer) Program Suspended 0 = (Page Buffer) Program in Progress/Completed</p> <p>SR.1 = DEVICE PROTECT STATUS (DPS) 1 = Erase or Program Attempted on a Locked Block, Operation Abort 0 = Unlocked</p> <p>SR.0 = PARTITION PROGRAM AND ERASE STATUS (PPES) 1 = Another Partition is busy. AFP: Program or Verify busy. 0 = Depending on status of SR.7. The addressed partition is busy or no partition is busy. AFP: Program or Verify done, AFP ready.</p>				<p>NOTES:</p> <p>Status Register indicates the status of the partition, not WSM (Write State Machine). Even if the SR.7 is "1", the WSM may be occupied by the other partition when the device is set to 2, 3 or 4 partitions configuration.</p> <p>Check SR.7 to determine block erase, advanced factory program, (page buffer) program or OTP program completion. SR.6 - SR.1 are invalid while SR.7="0".</p> <p>If both SR.5 and SR.4 are "1"s after a block erase, advanced factory program, (page buffer) program, set/clear block lock bit, set block lock-down bit, set read configuration register, set partition configuration register attempt, an improper command sequence was entered.</p> <p>SR.3 does not provide a continuous indication of V_{PP} level. The WSM interrogates and indicates the V_{PP} level only after Block Erase, Advanced Factory Program, (Page Buffer) Program or OTP Program command sequences. SR.3 is not guaranteed to report accurate feedback when V_{PP}≠V_{PPH1}, V_{PPH2} or V_{PPLK}.</p> <p>SR.1 does not provide a continuous indication of block lock bit. The WSM interrogates the block lock bit only after Block Erase, Advanced Factory Program, (Page Buffer) Program or OTP Program command sequences. It informs the system, depending on the attempted operation, if the block lock bit is set. Reading the block lock configuration codes after writing the Read Identifier Codes/OTP command indicates block lock bit status.</p> <p>SR.15 - SR.8 are reserved for future use and should be masked out when polling the status register.</p> <p>If SR.7="0" and SR.0="0", the addressed partition is busy and other partition is not busy. In AFP Mode, it indicates that the device is finished programming or verifying data or is ready for data.</p> <p>If SR.7="0" and SR.0="1", another partition is busy (the addressed partition is not busy). In AFP Mode, it indicates that the device is programming or verifying data.</p> <p>If SR.7="1" and SR.0="0", no partition is busy. In AFP Mode, it indicates that the device has exited AFP mode.</p> <p>SR.7="1" and SR.0="1" will not occur.</p>			

Table 11. Extended Status Register Definition

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0

<p>XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R)</p> <p>XSR.7 = STATE MACHINE STATUS (SMS) 1 = Page Buffer Program available 0 = Page Buffer Program not available</p> <p>XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)</p>	<p style="text-align: center;">NOTES:</p> <p>After issue a Page Buffer Program command (E8H), XSR.7="1" indicates that the entered command is accepted. If XSR.7 is "0", the command is not accepted and a next Page Buffer Program command (E8H) should be issued again to check if page buffer is available or not.</p> <p>XSR.15-8 and XSR.6-0 are reserved for future use and should be masked out when polling the extended status register.</p>
--	---

Table 12. Read Configuration Register Definition

RM	R	FC2	FC1	FC0	WT	DOC	WC
15	14	13	12	11	10	9	8
BS	CC	R	R	BW	BL2	BL1	BL0
7	6	5	4	3	2	1	0

RM	R	FC2	FC1	FC0	WT	DOC	WC
15	14	13	12	11	10	9	8
BS	CC	R	R	BW	BL2	BL1	BL0
7	6	5	4	3	2	1	0

<p>RCR.15 = READ MODE (RM) 0 = Synchronous Burst Reads Enabled 1 = Asynchronous Reads Enabled (Default)</p> <p>RCR.14 = RESERVED FOR FUTURE ENHANCEMENTS (R)</p> <p>RCR.13-11 = FREQUENCY CONFIGURATION (FC2-0) 000 = Code 0 reserved for future use 001 = Code 1 reserved for future use 010 = Code 2 011 = Code 3 100 = Code 4 101 = Code 5 110 = Code 6 reserved for future use 111 = Code 7 reserved for future use (Default)</p> <p>RCR.10 = WAIT SIGNAL POLARITY (WT) 0 = WAIT signal is active low 1 = WAIT signal is active high (Default)</p> <p>RCR.9 = DATA OUTPUT CONFIGURATION (DOC) 0 = Hold Data for One Clock 1 = Hold Data for Two Clocks (Default)</p> <p>RCR.8 = WAIT CONFIGURATION (WC) 0 = WAIT Asserted During Delay 1 = WAIT Asserted One Data Cycle Before Delay (Default)</p> <p>RCR.7 = BURST SEQUENCE (BS) 0 = Intel Burst Order 1 = Linear Burst Order (Default)</p> <p>RCR.6 = CLOCK CONFIGURATION (CC) 0 = Burst Starts and Data Output on Falling Clock Edge 1 = Burst Starts and Data Output on Rising Clock Edge (Default)</p> <p>RCR.5-4 = RESERVED FOR FUTURE ENHANCEMENTS (R)</p> <p>RCR.3 = BURST WRAP (BW) 0 = Wrap Burst Reads within Burst Length set by RCR.2-0 1 = No Wrap Burst Reads within Burst Length set by RCR.2-0 (Default).</p> <p>RCR.2-0 = BURST LENGTH (BL2-0) 001 = 4 Word Burst 010 = 8 Word Burst 011 = Reserved for future use 111 = Continuous (Linear) Burst (Default)</p>	<p>NOTES:</p> <p>Read configuration register affects the read operations from main and parameter blocks. Read operations for status register, query code, identifier codes, OTP block and device configuration codes support single read cycles.</p> <p>RCR.14, RCR.5 and RCR.4 bits are reserved for future use and should be masked out when checking the read configuration register.</p> <p>Refer to Frequency Configuration in Table 13 and Figure 4 for information about the frequency configuration RCR.13-11.</p> <p>Undocumented combinations of bits RCR.13-11 are reserved for future implementations and should not be used.</p> <p>Data is not ready when WAIT is active.</p> <p>Refer to Figure 5 for information about Data Output configuration RCR.9.</p> <p>Refer to Table 14 for information about Burst Wrap configuration RCR.3.</p> <p>In the asynchronous page mode, the burst length always equals 8 words.</p> <p>All the bits in the read configuration register are set to "1" after power-up or device reset.</p> <p>When the bit RCR.15 is set to "1", other bits are invalid.</p>
--	--

Table 13. Frequency Configuration Settings

Read Configuration Register			Frequency Configuration Code	Input Clock Frequency (V _{CC} =1.7V-1.95V)
RCR.13	RCR.12	RCR.11		60ns
0	1	0	2	≤ 40MHz
0	1	1	3	≤ 52MHz
1	0	0	4	≤ 66MHz
1	0	1	5	TBD




Figure 4. Frequency Configuration




Figure 5. Data Output Configuration

Table 14. Read Sequence and Burst Length

Starting Address [Decimal]	Burst Wrap ⁽¹⁾ (RCR.3=)	Burst Addressing Sequence [Decimal]				
		4-Word Burst Length (RCR.2-0=001)		8-Word Burst Length (RCR.2-0=010)		Cotinuuous Burst (RCR.2-0=111)
		Linear	Intel	Linear	Intel	Linear
0	0	0-1-2-3	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6...
1	0	1-2-3-0	1-0-3-2	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6	1-2-3-4-5-6-7...
2	0	2-3-0-1	2-3-0-1	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5	2-3-4-5-6-7-8...
3	0	3-0-1-2	3-2-1-0	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4	3-4-5-6-7-8-9...
4	0	4-5-6-7	4-5-6-7	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3	4-5-6-7-8-9-10...
5	0	5-6-7-4	5-4-7-6	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2	5-6-7-8-9-10-11...
6	0	6-7-4-5	6-7-4-5	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1	6-7-8-9-10-11-12...
7	0	7-4-5-6	7-6-5-4	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0	7-8-9-10-11-12-13...
⋮	⋮	⋮	⋮	⋮	⋮	⋮
14	0	14-15-12-13	14-15-12-13	14-15-8-9-10-11-12-13	14-15-12-13-10-11-8-9	14-15-16-17-18-19-20...
15	0	15-12-13-14	15-14-13-12	15-8-9-10-11-12-13-14	15-14-13-12-11-10-9-8	15-16-17-18-19-20-21...
⋮	⋮	⋮	⋮	⋮	⋮	⋮
0	1	0-1-2-3	NA	0-1-2-3-4-5-6-7	NA	0-1-2-3-4-5-6...
1	1	1-2-3-4	NA	1-2-3-4-5-6-7-8	NA	1-2-3-4-5-6-7...
2	1	2-3-4-5	NA	2-3-4-5-6-7-8-9	NA	2-3-4-5-6-7-8...
3	1	3-4-5-6	NA	3-4-5-6-7-8-9-10	NA	3-4-5-6-7-8-9...
4	1	4-5-6-7	NA	4-5-6-7-8-9-10-11	NA	4-5-6-7-8-9-10...
5	1	5-6-7-8	NA	5-6-7-8-9-10-11-12	NA	5-6-7-8-9-10-11...
6	1	6-7-8-9	NA	6-7-8-9-10-11-12-13	NA	6-7-8-9-10-11-12...
7	1	7-8-9-10	NA	7-8-9-10-11-12-13-14	NA	7-8-9-10-11-12-13...
⋮	⋮	⋮	⋮	⋮	⋮	⋮
14	1	14-15-16-17	NA	14-15-16-17-18-19-20-21	NA	14-15-16-17-18-19-20...
15	1	15-16-17-18	NA	15-16-17-18-19-20-21-22	NA	15-16-17-18-19-20-21...

NOTE:

1. The burst wrap bit (RCR.3) determines whether 4- or 8-word burst-accesses wrap within the burst-length boundary or whether they cross word-length boundaries to perform linear accesses.

Table 15. Partition Configuration Register Definition

R	R	R	R	R	PC2	PC1	PC0
15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0

<p>PCR.15-11 = RESERVED FOR FUTURE ENHANCEMENTS (R)</p> <p>PCR.10-8 = PARTITION CONFIGURATION (PC2-0)</p> <p>000 = No partitioning. Dual Work is not allowed.</p> <p>001 = Plane1-3 are merged into one partition. (default in a bottom parameter device)</p> <p>010 = Plane 0-1 and Plane2-3 are merged into one partition respectively.</p> <p>100 = Plane 0-2 are merged into one partition. (default in a top parameter device)</p> <p>011 = Plane 2-3 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.</p> <p>110 = Plane 0-1 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.</p> <p>101 = Plane 1-2 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.</p>	<p>111 = There are four partitions in this configuration. Each plane corresponds to each partition respectively. Dual work operation is available between any two partitions.</p> <p>PCR.7-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)</p> <p>NOTES:</p> <p>After power-up or device reset, PCR10-8 (PC2-0) is set to "001" in a bottom parameter device and "100" in a top parameter device.</p> <p>See Figure 6 for the detail on partition configuration.</p> <p>PCR.15-11 and PCR.7-0 are reserved for future use and should be masked out when checking the partition configuration register.</p>
--	---

PC2 PC1 PC0	PARTITIONING FOR DUAL WORK	PC2 PC1 PC0	PARTITIONING FOR DUAL WORK
0 0 0	<p>PARTITION0</p>	0 1 1	<p>PARTITION2 PARTITION1 PARTITION0</p>
0 0 1	<p>PARTITION1 PARTITION0</p>	1 1 0	<p>PARTITION2 PARTITION1 PARTITION0</p>
0 1 0	<p>PARTITION1 PARTITION0</p>	1 0 1	<p>PARTITION2 PARTITION1 PARTITION0</p>
1 0 0	<p>PARTITION1 PARTITION0</p>	1 1 1	<p>PARTITION3 PARTITION2 PARTITION1 PARTITION0</p>

Figure 6. Partition Configuration

1 Electrical Specifications

**WARNING:* Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

1.1 Absolute Maximum Ratings *

Operating Temperature

During Read, Erase and Program ...-40°C to +85°C (1)

Storage Temperature

During under Bias..... -40°C to +85°C

During non Bias..... -65°C to +125°C

Voltage On Any Pin

(except V_{CC} and V_{PP})..... -0.5V to V_{CC}+0.5V (2)

V_{CC} and V_{CCQ} Supply Voltage -0.2V to +2.45V (2)

V_{PP} Supply Voltage -0.2V to +12.6V (2, 3, 4)

Output Short Circuit Current..... 100mA (5)

NOTES:

1. Operating temperature is for extended temperature product defined by this specification.
2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V_{CC} and V_{PP} pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is V_{CC}+0.5V which, during transitions, may overshoot to V_{CC}+2.0V for periods <20ns.
3. Maximum DC voltage on V_{PP} may overshoot to +13.0V for periods <20ns.
4. V_{PP} erase/program voltage is normally 1.7V-1.95V. Applying 11.7V-12.3V to V_{PP} during erase/program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. V_{PP} may be connected to 11.7V-12.3V for a total of 80 hours maximum.
5. Output shorted for no more than one second. No more than one output shorted at a time.

1.2 Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
Operating Temperature	T _A	-40	+25	+85	°C	
V _{CC} Supply Voltage	V _{CC}	1.7	1.8	1.95	V	1
I/O Supply Voltage	V _{CCQ}	1.7	1.8	1.95	V	1
V _{PP} Voltage when Used as a Logic Control	V _{PPH1}	0.90	1.8	1.95	V	1
V _{PP} Supply Voltage	V _{PPH2}	11.7	12	12.3	V	1, 2
Main Block Erase Cycling: V _{PP} =V _{PPH1}		100,000			Cycles	
Parameter Block Erase Cycling: V _{PP} =V _{PPH1}		100,000			Cycles	
Main Block Erase Cycling: V _{PP} =V _{PPH2} , 80 hrs.				1,000	Cycles	
Parameter Block Erase Cycling: V _{PP} =V _{PPH2} , 80 hrs.				1,000	Cycles	
Maximum V _{PP} hours at V _{PPH2}				80	Hours	

NOTES:

1. See DC Characteristics tables for voltage range-specific specification.
2. Applying V_{PP}=11.7V-12.3V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to V_{PP}=11.7V-12.3V is not allowed and can cause damage to the device.

1.2.1 Capacitance⁽¹⁾ ($T_A=+25^{\circ}\text{C}$, $f=1\text{MHz}$)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input Capacitance	C_{IN}	$V_{IN}=0.0\text{V}$		6	8	pF
CE# Input Capacitance	C_{CE}	$V_{IN}=0.0\text{V}$		10	12	pF
Output Capacitance	C_{OUT}	$V_{OUT}=0.0\text{V}$		10	12	pF

NOTE:

- 1. Sampled, not 100% tested.

1.2.2 AC Input/Output Conditions




Figure 7. Transient Input/Output Reference Waveform for $V_{CC}=1.7\text{V}-1.95\text{V}$




Figure 8. Transient Equivalent Testing Load Circuit

Table 16. Configuration Capacitance Loading Value

Test Configuration	C_L (pF)
$V_{CC}=1.7\text{V}-1.95\text{V}$	50

1.2.3 DC Characteristics

 $V_{CC}=1.7V-1.95V$

Symbol	Parameter	Notes	Min.	Typ.	Max.	Unit	Test Conditions	
I_{LI}	Input Load Current	1	-1.0		+1.0	μA	$V_{CC}=V_{CCMax.}$,	
I_{LO}	Output Leakage Current	1	-1.0		+1.0	μA	$V_{CCQ}=V_{CCQMax.}$, $V_{IN}/V_{OUT}=V_{CCQ}$ or GND	
I_{CCS}	V_{CC} Standby Current	1		4	20	μA	$V_{CC}=V_{CCMax.}$, CE#=RST#= $V_{CCQ}\pm 0.2V$, WP#, ADV#= V_{CCQ} or GND	
I_{CCAS}	V_{CC} Automatic Power Savings Current	1,5		4	20	μA	$V_{CC}=V_{CCMax.}$, CE#=GND $\pm 0.2V$, WP#, ADV#= V_{CCQ} or GND	
I_{CCD}	V_{CC} Reset Power-Down Current	1		4	20	μA	RST#=GND $\pm 0.2V$	
I_{CCR}	Average V_{CC} Read Current Normal Mode	1,7		15	25	mA	$V_{CC}=V_{CCMax.}$, CE#=V _{IL} ,	
	Average V_{CC} Read Current Page Mode	8 Word Read	1,7	5	10	mA	OE#=V _{IH} , f=5MHz	
	Average V_{CC} Read Current Synchronous CLK=40MHz	Burst Length=4	1,3,8		10	15	mA	$V_{CC}=V_{CCMax.}$, CE#=V _{IL} , OE#=V _{IH} , f=40MHz
		Burst Length=8	1,3,8		10	15	mA	
		Burst Length=Continuous	1,3,8		20	25	mA	
	Average V_{CC} Read Current Synchronous CLK=52MHz	Burst Length=4	1,3,8		15	20	mA	$V_{CC}=V_{CCMax.}$, CE#=V _{IL} , OE#=V _{IH} , f=52MHz
Burst Length=8		1,3,8		15	20	mA		
Burst Length=Continuous		1,3,8		25	30	mA		
I_{CCW}	V_{CC} (Page Buffer) Program, Advanced Factory Program Current	1,6,8		20	60	mA	$V_{PP}=V_{PPH1}$	
		1,6,8		10	20	mA	$V_{PP}=V_{PPH2}$	
I_{CCE}	V_{CC} Block Erase Current	1,6,8		10	30	mA	$V_{PP}=V_{PPH1}$	
		1,6,8		4	10	mA	$V_{PP}=V_{PPH2}$	
I_{CCWS} I_{CCES}	V_{CC} (Page Buffer) Program or Block Erase Suspend Current	1,2,8		10	200	μA	CE#=V _{IH}	
I_{PPS} I_{PPR}	V_{PP} Standby or Read Current	1,7,8		2	5	μA	$V_{PP}\leq V_{CC}$	
I_{PPW}	V_{PP} (Page Buffer) Program, Advanced Factory Program Current	1,6,7,8		2	5	μA	$V_{PP}=V_{PPH1}$	
		1,6,7,8		10	30	mA	$V_{PP}=V_{PPH2}$	
I_{PPE}	V_{PP} Block Erase Current	1,6,7,8		2	5	μA	$V_{PP}=V_{PPH1}$	
		1,6,7,8		5	15	mA	$V_{PP}=V_{PPH2}$	

DC Characteristics (Continued)

$V_{CC}=1.7V-1.95V$

Symbol	Parameter	Notes	Min.	Typ.	Max.	Unit	Test Conditions
I_{PPWS}	V_{PP} (Page Buffer) Program	1,7,8		2	5	μA	$V_{PP}=V_{PPH1}$
	Suspend Current	1,7,8		10	200	μA	$V_{PP}=V_{PPH2}$
I_{PPES}	V_{PP} Block Erase Suspend Current	1,7,8		2	5	μA	$V_{PP}=V_{PPH1}$
		1,7,8		10	200	μA	$V_{PP}=V_{PPH2}$
V_{IL}	Input Low Voltage	6	-0.4		0.4	V	
V_{IH}	Input High Voltage	6	V_{CCQ} -0.4		V_{CCQ} + 0.4	V	
V_{OL}	Output Low Voltage	6			0.1	V	$V_{CC}=V_{CCMin.}$, $V_{CCQ}=V_{CCQMin.}$, $I_{OL}=100\mu A$
V_{OH}	Output High Voltage	6	V_{CCQ} -0.1			V	$V_{CC}=V_{CCMin.}$, $V_{CCQ}=V_{CCQMin.}$, $I_{OH}=-100\mu A$
V_{PPLK}	V_{PP} Lockout during Normal Operations	4,6,7			0.4	V	
V_{PPH1}	V_{PP} during Block Erase, (Page Buffer) Program or OTP Program Operations	7	0.9	1.8	1.95	V	
V_{PPH2}	V_{PP} during Block Erase, Advanced Factory Program, (Page Buffer) Program or OTP Program Operations	7	11.7	12	12.3	V	
V_{LKO}	V_{CC} Lockout Voltage		1.0			V	

NOTES:

- All currents are in RMS unless otherwise noted. Typical values are the reference values at $V_{CC}=1.8V$ and $T_A=+25^\circ C$ unless V_{CC} is specified.
- I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of I_{CCES} and I_{CCR} or I_{CCW} . If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I_{CCWS} and I_{CCR} .
- The burst wrap bit (RCR.3) determines whether 4- or 8-word burst-accesses wrap within the burst-length boundary or whether they cross word-length boundaries to perform linear accesses.
- Block erase, advanced factory program, (page buffer) program and OTP program are inhibited when $V_{PP}\leq V_{PPLK}$, and not guaranteed in the range between $V_{PPLK(max.)}$ and $V_{PPH1(min.)}$, between $V_{PPH1(max.)}$ and $V_{PPH2(min.)}$ and above $V_{PPH2(max.)}$.
- The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t_{AVQV}) provide new data when addresses are changed.
- Sampled, not 100% tested.
- V_{PP} is not used for power supply pin. With $V_{PP}\leq V_{PPLK}$, block erase, advanced factory program, (page buffer) program and OTP program cannot be executed and should not be attempted.
Applying $12V\pm 0.3V$ to V_{PP} provides fast erasing or fast programming mode. In this mode, V_{PP} is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the V_{CC} power bus.
Applying $12V\pm 0.3V$ to V_{PP} during erase/program can only be done for a maximum of 1,000 cycles on each block. V_{PP} may be connected to $12V\pm 0.3V$ for a total of 80 hours maximum.
- The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.

1.2.4 AC Characteristics - Read-Only Operations⁽¹⁾

$$V_{CC}=1.7V-1.95V, T_A=-40^{\circ}C \text{ to } +85^{\circ}C$$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{CLK}	CLK Period		19		ns
t _{CH} (t _{CL})	CLK High (Low) Time		5		ns
t _{CHCL} (t _{CLCH})	CLK Fall (Rise) Time			3	ns
t _{AVCH}	Address Setup to CLK		9		ns
t _{VLCH}	ADV# Setup to CLK		10		ns
t _{ELCH}	CE# Setup to CLK		9		ns
t _{CHQV}	CLK to Output Delay			14	ns
t _{CHQX}	Output Hold from CLK		3		ns
t _{CHAX}	Address Hold from CLK		10		ns
t _{CHTV}	CLK to WAIT Valid			14	ns
t _{ELTV}	CE# Low to WAIT Valid			14	ns
t _{EHTZ}	CE# High to WAIT High Z			20	ns
t _{EHEL}	CE# High between Subsequent Synchronous Reads	3	15		ns
t _{AVVH}	Address Setup to ADV#		10		ns
t _{ELVH}	CE# Setup to ADV#		10		ns
t _{AVAV}	Read Cycle Time		60		ns
t _{AVQV}	Address to Output Delay			60	ns
t _{ELQV}	CE# to Output Delay	4		60	ns
t _{VLQV}	ADV# to Output Delay			60	ns
t _{VLVH}	ADV# Pulse Width Low		10		ns
t _{VHVL}	ADV# Pulse Width High		10		ns
t _{VHAX}	Address Hold from ADV#		9		ns
t _{APA}	Page Address Access Time			20	ns
t _{GLQV}	OE# to Output Delay	4		20	ns
t _{PHQV}	RST# High to Output Delay			150	ns
t _{EHQZ} , t _{GHQZ}	CE# or OE# to Output in High Z, Whichever Occurs First	2		15	ns
t _{ELQX}	CE# to Output in Low Z	2	0		ns
t _{GLQX}	OE# to Output in Low Z	2	0		ns
t _{OH}	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns

NOTES:

1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.
2. Sampled, not 100% tested.
3. Applies only to subsequent synchronous reads.
4. OE# may be delayed up to t_{ELQV} — t_{GLQV} after the falling edge of CE# without impact to t_{ELQV}.




Figure 9. AC Waveform for CLK Input




Figure 10. AC Waveform for Single Asynchronous Read Operations from Status Register, Identifier Codes, OTP Block or Query Code




Figure 11. AC Waveform for Asynchronous 4-Word Page Mode Read Operations from Main Blocks or Parameter Blocks




Figure 12. AC Waveform for Asynchronous 8-Word Page Mode Read Operations from Main Blocks or Parameter Blocks




Figure 13. AC Waveform for Single Synchronous Read Operations from Status Register, Identifier Codes, OTP Block or Query Code




Figure 14. AC Waveform for Synchronous Burst Mode Read Operations from Main Blocks or Parameter Blocks (4 Word Burst: RCR.2-0=001)




Figure 15. AC Waveform for Synchronous Burst Mode Read Operations from Main Blocks or Parameter Blocks (Frequency Configuration: RCR.13-11=010)




Figure 16. AC Waveform for an Output Delay when Continuous Burst Read with Data Output Configurations Set to One Clock

1.2.5 AC Characteristics - Write Operations^{(1), (2)}

$$V_{CC}=1.7V-1.95V, T_A=-40^{\circ}C \text{ to } +85^{\circ}C$$

Symbol	Parameter	Notes	Min.	Max.	Unit
t_{AVAV}	Write Cycle Time		60		ns
t_{PHWL} (t_{PHEL})	RST# High Recovery to WE# (CE#) Going Low	3	150		ns
t_{ELWL} (t_{WLEL})	CE# (WE#) Setup to WE# (CE#) Going Low		0		ns
t_{WLWH} (t_{ELEH})	WE# (CE#) Pulse Width	4	40		ns
t_{VLVH}	ADV# Pulse Width		10		ns
t_{DVWH} (t_{DVEH})	Data Setup to WE# (CE#) Going High	8	40		ns
t_{AVWH} (t_{AVEH})	Address Setup to WE# (CE#) Going High	8	40		ns
t_{VLWH} (t_{VLEH})	ADV# Setup to WE# (CE#) Going High		40		ns
t_{AVVH}	Address Setup to ADV# Going High		10		ns
t_{WHEH} (t_{EHWH})	CE# (WE#) Hold from WE# (CE#) High		0		ns
t_{WHDX} (t_{EHDX})	Data Hold from WE# (CE#) High		0		ns
t_{WHAX} (t_{EHAX})	Address Hold from WE# (CE#) High		0		ns
t_{VHAX}	Address Hold from ADV# High		9		ns
t_{WHWL} (t_{EHEL})	WE# (CE#) Pulse Width High	5	20		ns
t_{SHWH} (t_{SHEH})	WP# High Setup to WE# (CE#) Going High	3	0		ns
t_{VVWH} (t_{VVEH})	V_{PP} Setup to WE# (CE#) Going High	3	200		ns
t_{WHGL} (t_{EHGL})	Write Recovery before Read		30		ns
t_{QVSL}	WP# High Hold from Valid SRD	3, 6	0		ns
t_{QVVL}	V_{PP} Hold from Valid SRD	3, 6	0		ns
t_{WHR0} (t_{EHR0})	WE# (CE#) High to SR.7 Going "0"	3, 7		t_{AVQV}^{+19}	ns

NOTES:

1. The timing characteristics for reading the status register during block erase, advanced factory program, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.
2. A write operation can be initiated and terminated with either CE# or WE#.
3. Sampled, not 100% tested.
4. Write pulse width (t_{WP}) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of CE# or WE# (whichever goes high first). Hence, $t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}$.
5. Write pulse width high (t_{WPH}) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling edge of CE# or WE# (whichever goes low last). Hence, $t_{WPH}=t_{WHWL}=t_{EHEL}=t_{WHEL}=t_{EHWL}$.
6. V_{PP} should be held at $V_{PP}=V_{PPH1/2}$ until determination of block erase, (page buffer) program or OTP program success (SR.1/3/4/5=0) and held at $V_{PP}=V_{PPH2}$ until determination of advanced factory program success (SR.0/1/3/4=0).
7. t_{WHR0} (t_{EHR0}) after the Read Query or Read Identifier Codes/OTP command= t_{AVQV}^{+100ns} .
8. Refer to Table 6 for valid address and data for block erase, advanced factory program, (page buffer) program, OTP program or lock bit configuration.




Figure 17. AC Waveform for Write Operations

1.2.6 Reset Operations




Figure 18. AC Waveform for Reset Operations

Reset AC Specifications ($V_{CC}=1.7V-1.95V$, $T_A=-40^{\circ}C$ to $+85^{\circ}C$)

Symbol	Parameter	Notes	Min.	Max.	Unit
t_{PLPH}	RST# Low to Reset during Read (RST# should be low during power-up.)	1, 2, 3	100		ns
t_{PLRH}	RST# Low to Reset during Erase or Program	1, 3, 4		20	μs
t_{2VPH}	V_{CC} 1.7V to RST# High	1, 3, 5	100		ns
t_{VHQV}	V_{CC} 1.7V to Output Delay	3		1	ms

NOTES:

1. A reset time, t_{PHQV} , is required from the later of SR.7 going "1" or RST# going high until outputs are valid. Refer to AC Characteristics - Read-Only Operations for t_{PHQV} .
2. t_{PLPH} is <100ns the device may still reset but this is not guaranteed.
3. Sampled, not 100% tested.
4. If RST# asserted while a block erase, advanced factory program, (page buffer) program or OTP program operation is not executing, the reset will complete within 100ns.
5. When the device power-up, holding RST# low minimum 100ns is required after V_{CC} has been in predefined range and also has been in stable there.

1.2.7 Block Erase, Advanced Factory Program, (Page Buffer) Program and OTP Program Performance⁽³⁾

$$V_{CC}=1.7V-1.95V, T_A=-40^{\circ}C \text{ to } +85^{\circ}C$$

Symbol	Parameter	Notes	PBP (Page Buffer) is Used, AFP (Advanced Factory Program) is Used or not	V _{PP} =V _{PPH1} (In System)			V _{PP} =V _{PPH2} (In Manufacturing)			Unit
				Min.	Typ. ⁽¹⁾	Max. ⁽²⁾	Min.	Typ. ⁽¹⁾	Max. ⁽²⁾	
t _{WPB}	4K-Word Parameter Block Program Time	2	-		0.09	0.23		0.04	0.07	s
		2	PBP		0.05	0.2		0.02	0.06	s
		2, 6, 7	AFP		-	-		0.015	-	s
t _{WMB}	32K-Word Main Block Program Time	2	-		0.72	1.8		0.31	0.6	s
		2	PBP		0.34	1.4		0.17	0.5	s
		2, 6	AFP		-	-		0.12	-	s
t _{WHQV1} / t _{EHQV1}	Word Program Time	2	-		22	150		9	130	μs
		2	PBP		10	100		5	90	μs
		2, 6	AFP		-	-		3.5	16	μs
t _{WHOV1} / t _{EHOV1}	OTP Program Time	2	-		72	800		27	185	μs
t _{WHQV2} / t _{EHQV2}	4K-Word Parameter Block Erase Time	2	-		0.3	2.5		0.2	2.5	s
t _{WHQV3} / t _{EHQV3}	32K-Word Main Block Erase Time	2	-		0.6	4		0.5	4	s
t _{WHRH1} / t _{EHRH1}	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10		5	10	μs
t _{WHRH2} / t _{EHRH2}	Block Erase Suspend Latency Time to Read	4	-		5	20		5	20	μs
t _{ERES}	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			500			μs
t _{ARES}	Latency Time for AFP Set-Up	2, 6	AFP		-	-		-	5	μs
	Latency for AFP Verify Transition	2, 6	AFP		-	-		2.7	5.6	μs
	Latency for AFP Verify	2, 6	AFP		-	-		1.7	130	μs

NOTES:

1. Typical values measured at V_{CC}=1.8V, V_{PP}=1.8V or 12V, and T_A=+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.
2. Excludes external system-level overhead.
3. Sampled, but not 100% tested.
4. A latency time is required from writing suspend command (WE# or CE# going high) until SR.7 going "1".
5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t_{ERES} and its sequence is repeated, the block erase operation may not be finished.
6. AFP mode is allowed only when T_A=+20°C to +30°C.
7. In AFP mode, eight 4K-word parameter blocks are programmed at a time. Specification shown above is the program time per each 4K-word parameter block.

A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.




Figure A-1. AC Timing at Device Power-Up

For the AC specifications t_{VR} , t_r , t_f in the figure, refer to the next page. See the “ELECTRICAL SPECIFICATIONS” described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

A-1.1.1 Rise and Fall Time

Symbol	Parameter	Notes	Min.	Max.	Unit
t_{VR}	V_{CC} Rise Time	1	0.5	30000	$\mu\text{s}/\text{V}$
t_R	Input Signal Rise Time	1, 2		1	$\mu\text{s}/\text{V}$
t_F	Input Signal Fall Time	1, 2		1	$\mu\text{s}/\text{V}$

NOTES:

1. Sampled, not 100% tested.
2. This specification is applied for not only the device power-up but also the normal operations.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises


See the “DC CHARACTERISTICS” described in specifications for V_{IH} (Min.) and V_{IL} (Max.).

A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

Document No.	Document Name
AP-001-SD-E	Flash Memory Family Software Drivers
AP-006-PT-E	Data Protection Method of SHARP Flash Memory
AP-007-SW-E	RP#, V _{pp} Electric Potential Switching Circuit

NOTE:

1. International customers should contact their local SHARP or distribution sales office.



尺度 SCALE		単位 UNIT		通用機種	
5/1		1=1/1mm		APPLICABLE MODEL	
端子マトリクス MATRIX		7 × 8		名称 CSP056-P-0811	
端子数 COUNTS		56		NAME (FBGA056-P-0811) (0.75 Pitch)	
端子ピッチ PITCH		0.75		コード	
設計製図 DESIGN DRAW		写図検図承認 TRACE CHECK APPROVE		CODE	
Y. Mats		SHARP CORPORATION		図番 AA2231	
DATE		2002. 10. 28		DRAWING No.	

SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.

SHARP®

NORTH AMERICA

SHARP Microelectronics of the Americas
5700 NW Pacific Rim Blvd.
Camas, WA 98607, U.S.A.
Phone: (1) 360-834-2500
Fax: (1) 360-834-8903
Fast Info: (1) 800-833-9437
www.sharpsma.com

EUROPE

SHARP Microelectronics Europe
Division of Sharp Electronics (Europe) GmbH
Sonninstrasse 3
20097 Hamburg, Germany
Phone: (49) 40-2376-2286
Fax: (49) 40-2376-2232
www.sharpsme.com

JAPAN

SHARP Corporation
Electronic Components & Devices
22-22 Nagaike-cho, Abeno-Ku
Osaka 545-8522, Japan
Phone: (81) 6-6621-1221
Fax: (81) 6117-725300/6117-725301
www.sharp-world.com

TAIWAN

SHARP Electronic Components
(Taiwan) Corporation
8F-A, No. 16, Sec. 4, Nanking E. Rd.
Taipei, Taiwan, Republic of China
Phone: (886) 2-2577-7341
Fax: (886) 2-2577-7326/2-2577-7328

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd.
438A, Alexandra Road, #05-01/02
Alexandra Technopark,
Singapore 119967
Phone: (65) 271-3566
Fax: (65) 271-3855

KOREA

SHARP Electronic Components
(Korea) Corporation
RM 501 Geosung B/D, 541
Dohwa-dong, Mapo-ku
Seoul 121-701, Korea
Phone: (82) 2-711-5813 ~ 8
Fax: (82) 2-711-5819

CHINA

SHARP Microelectronics of China
(Shanghai) Co., Ltd.
28 Xin Jin Qiao Road King Tower 16F
Pudong Shanghai, 201206 P.R. China
Phone: (86) 21-5854-7710/21-5834-6056
Fax: (86) 21-5854-4340/21-5834-6057

Head Office:

No. 360, Bashen Road,
Xin Development Bldg. 22
Waigaoqiao Free Trade Zone Shanghai
200131 P.R. China
Email: smc@china.global.sharp.co.jp

HONG KONG

SHARP-ROXY (Hong Kong) Ltd.
3rd Business Division,
17/F, Admiralty Centre, Tower 1
18 Harcourt Road, Hong Kong
Phone: (852) 28229311
Fax: (852) 28660779
www.sharp.com.hk

Shenzhen Representative Office:

Room 13B1, Tower C,
Electronics Science & Technology Building
Shen Nan Zhong Road
Shenzhen, P.R. China
Phone: (86) 755-3273731
Fax: (86) 755-3273735