ON Semiconductor ${ }^{\text {® }}$
FXMA2102
Dual Supply, 2-Bit Voltage Translator /Buffer / Repeater / Isolator for ${ }^{1}{ }^{2} C$ Applications

## Features

- Bi-Directional Interface betw een Any Tw o Levels: 1.65 V to 5.5 V
- Direction Control not Needed
- System GPIO Resources Not Required when OE Tied to Vcca
- $\quad I^{2} C 400$ pF Buffer / Repeater
- $\quad I^{2} C$ Bus isolation
- A/B Port $\mathrm{V}_{\mathrm{oL}}=175 \mathrm{mV}$ (Typical), $\mathrm{V}_{\mathrm{IL}}=150 \mathrm{mV}$, $\mathrm{loL}=6 \mathrm{~mA}$
- Open-Drain Inputs / Outputs
- Accommodates Standard-Mode and Fast-Mode $I^{2} \mathrm{C}$-Bus Devices
- Supports $I^{2} C$ Clock Stretching \& Multi-Master
- Fully Configurable: Inputs and Outputs Track Vcc
- Control Input (IOE) Referenced to $\mathrm{V}_{\mathrm{cca}}$.
- Non-Preferential Pow er-Up; Ether $\mathrm{V}_{\mathrm{cc}}$ May Be Pow ered-Up First
- Outputs Switch to 3-State if Either $\mathrm{V}_{\mathrm{cc}}$ is at GND
- Tolerant Output Enable: 5 V
- Packaged in 8 -Terminal Leadless MicroPak ${ }^{\text {™ }}$
( $1.6 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ) and Ultrathin MLP
( $1.2 \mathrm{~mm} \times 1.4 \mathrm{~mm}$ )
- ESD Protection Exceeds:
-8 kV HBM ESD (per JESD22-A114)
- 2 kV CDM (per JESD22-C101)


## Description

The FXMA2102 is a high-performance configurable dual-voltage-supply translator for bi-directional voltage translation over a wide range of input and output voltages levels.
Intended for use as a voltage translator between $I^{2} \mathrm{C}$ Bus ${ }^{\circledR}$ complaint masters and slaves.

The device is designed so that the A port tracks the $V_{c c a}$ level and the B port tracks the $\mathrm{V}_{\text {ccb }}$ level. This allows for bi-directional A/B port voltage translation betw een any two levels from 1.65 V to 5.5 V . $\mathrm{V}_{\text {cca }}$ can equal $\mathrm{V}_{\text {ccb }}$ from 1.65 V to 5.5 V . The OE pin is referenced to $\mathrm{V}_{\mathrm{cca}}$.

Ether V cc can be pow ered-up first. Internal pow er-down control circuits place the device in 3-state if either $\mathrm{V}_{\mathrm{cc}}$ is removed.

The two ports of the device have automatic direction sense capability. Ether port may sense an input signal and transfer it as an output signal to the other port.

## Ordering Information

| Part Number | Operating Temperature Range | Top Mark | Package | Packing Method |
| :---: | :---: | :---: | :---: | :---: |
| FXMA2102L8X | -40 to $+85^{\circ} \mathrm{C}$ | XN | 8-Lead MicroPak ${ }^{\text {TM }}$, 1.6 mm Wide | 5000 Units on Tape and Reel |
| FXMA2102UMX |  |  | 8-Lead Ultrathin MLP, $1.2 \mathrm{~mm} \times 1.4 \mathrm{~mm}$ |  |

## Block Diagram



Figure 1. Block Diagram, 1 of 2 Channels

## Pin Configuration



Figure 2. MicroPak ${ }^{\text {™ }}$ (Top-Through View)


Figure 3. UMLP (Top-Through View)

## Pin Definitions

| Pin \# | Name | Description |
| :---: | :---: | :--- |
| 1 | $\mathrm{~V}_{\mathrm{CCA}}$ | A-Side Pow er Supply |
| 2,3 | $\mathrm{~A}_{0}, \mathrm{~A}_{1}$ | A-Side Inputs or 3-State Outputs |
| 4 | GND | Ground |
| 5 | OE | Output Enable Input (Referenced to $\mathrm{V}_{\mathrm{CcA}}$ ) |
| 6,7 | $\mathrm{~B}_{1}, \mathrm{~B}_{0}$ | B-Side Inputs or 3-State Outputs |
| 8 | $\mathrm{~V}_{\text {ссв }}$ | B-Side Pow er Supply |

## Truth Table

| Control | Outputs |
| :---: | :---: |
| OE |  |
| LOW Logic Level | 3-State |
| HIGH Logic Level | Normal Operation |

Note:

1. If the OE pin is driven LOW, the FXMA2102 is disabled and the $A_{0}, A_{1}, B_{0}$, and $B_{1}$ pins (including dynamic drivers) are forced into 3-state.

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cca }}, \mathrm{V}_{\text {ccb }}$ | Supply Voltage |  | -0.5 | 7.0 | V |
| Vin | DC Input Voltage | A Port | -0.5 | 7.0 |  |
|  |  | B Port | -0.5 | 7.0 |  |
|  |  | Control Input (OE) | -0.5 | 7.0 |  |
| Vo | Output Voltage ${ }^{(2)}$ | $A_{n}$ Outputs 3-State | -0.5 | 7.0 | V |
|  |  | $\mathrm{B}_{\mathrm{n}}$ Outputs 3-State | -0.5 | 7.0 |  |
|  |  | $A_{n}$ Outputs Active | -0.5 | $\mathrm{V}_{\mathrm{CCA}}+0.5 \mathrm{~V}$ |  |
|  |  | $\mathrm{B}_{\mathrm{n}}$ Outputs Active | -0.5 | $\mathrm{V}_{\text {cci }}+0.5 \mathrm{~V}$ |  |
| l\|k | DC Input Diode Current | At $\mathrm{V}_{\text {IN }}<0 \mathrm{~V}$ |  | -50 | mA |
| lok | DC Output Diode Current | At $\mathrm{V}_{0}<0 \mathrm{~V}$ |  | -50 | mA |
|  |  | At $\mathrm{V}_{0}>\mathrm{V}_{\mathrm{cc}}$ |  | +50 |  |
| Іон / loL | DC Output Source/Sink Current |  | -50 | +50 | mA |
| Icc | DC Vcc or Ground Current per Supply Pin |  |  | $\pm 100$ | mA |
| PD | Pow er Dissipation | At 400 KHz |  | 0.129 | mW |
| Tstg | Storage Temperature Range |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| ESD | Electrostatic Discharge Capability | Human Body Model, JESD22-A114 |  | 8 | kV |
|  |  | Charged Device Mode, JESD22-C101 |  | 2 |  |

Note:
2. lo absolute maximum rating must be observed.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON Semiconductor does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol |  | Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cca }}$, $\mathrm{V}_{\text {ccb }}$ | Pow er Supply Operating |  | 1.65 | 5.50 | V |
| V IN | Input Voltage | A Port | 0 | 5.5 | V |
|  |  | B Port | 0 | 5.5 |  |
|  |  | Control Input (OE) | 0 | Vcca |  |
| $\Theta_{J A}$ | Thermal Resistance | 8-Lead MicroPak ${ }^{\text {™ }}$ |  | 279.0 | C $/$ W |
|  |  | 8-Lead Ultrathin MLP |  | 301.5 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Free Air Operating Temperature |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## Note:

3. All unused inputs and $/ / O$ pins must be held at $\mathrm{V}_{\mathrm{cc}}$ or GND .

## Functional Description

## Power-Up/Power-Down Sequencing

FXM translators offer an advantage in that either $\mathrm{V}_{\mathrm{cc}}$ may be pow ered up first. This benefit derives from the chip design. When either $\mathrm{V}_{\mathrm{cc}}$ is at 0 V , outputs are in a high-impedance state. The control input (OE) is designed to track the $\mathrm{V}_{\text {cca }}$ supply. A pull-down resistor tying OE to GND should be used to ensure that bus contention, excessive currents, or oscillations do not occur during pow er-up/pow er-down. The size of the pulldown resistor is based upon the current-sinking capability of the device driving the OE pin.

The recommended power-up sequence is:

1. Apply pow er to the first $\mathrm{V}_{\mathrm{cc}}$.
2. Apply pow er to the second $\mathrm{V}_{\mathrm{cc}}$.
3. Drive the OE input HIGH to enable the device.

The recommended power-down sequence is:

1. Drive OE input LOW to disable the device.
2. Remove power from either $\mathrm{V}_{\mathrm{cc}}$.
3. Remove power from other $\mathrm{V}_{\mathrm{cc}}$.

Note:
4. Alternatively, the OE pin can be hardw ired to Vcca to save GPIO pins. If $O E$ is hardw ired to $\mathrm{V}_{\mathrm{CCA}}$, either $\mathrm{V}_{\mathrm{cc}}$ can be pow ered up or dow $n$ first.

## Application Circuit



Figure 4. Application Circuit

## Application Notes

The FXMA2102 has open-drain $/$ /Os and requires external pull-up resistors on the four data /O pins, as show $n$ in Figure 4. If a pair of data $/ \mathrm{O}$ pins $\left(\mathrm{A}_{n} / \mathrm{Bn}_{\mathrm{n}}\right)$ is not used, both pins should be tied to GND (or both to $\mathrm{V}_{\mathrm{cc}}$ ). In this case, pull-down or pull-up resistors are not required. The recommended values for the pull-up resistors (RPU) are $1 \mathrm{~K} \Omega$ to $10 \mathrm{~K} \Omega$; how ever, depending on the total bus capacitance, the user is free to vary the pull-up resistor value to meet the maximum $I^{2} C$ edge rate per the $1^{2} C$ specification (UM10204 rev. 03, June 19, 2007). For example, the maximum edge rate ( $30 \%$ $70 \%$ ) during fast mode ( $400 \mathrm{kbit} / \mathrm{s}$ ) is 300 ns . If bus capacitance is approaching the maximum 400 pF , low er the RPU value to keep the rise time below 300 ns (Fast Mode). Section 7.1 of the $I^{2} C$ specification provides an excellent guideline for pull-up resistor sizing.

## The ory of Operation

The FXMA2102 is designed for high-performance level shifting and buffer / repeating in an $\mathrm{I}^{2} \mathrm{C}$ application. Figure 1 shows that each bi-directional channel contains two series-Npassgates and two dynamic drivers. This hybrid architecture is highly beneficial in an $1^{2} C$ application where auto-direction is a necessity.
For example, during the following three $I^{2} C$ protocol events:

- Clock Stretching
- Slave's ACK Bit $\left(9^{\text {th }}\right.$ bit $\left.=0\right)$ follow ing a Master's Write Bit ( $8^{\text {th }}$ bit $=0$ )
- Clock Synchronization and Multi Master Arbitration

The bus direction needs to change from master to slave to slave to master without the occurrence of an edge. If there is an $I^{2} C$ translator betw een the master and slave in these examples, the $I^{2} \mathrm{C}$ translator must change direction when both $A$ and $B$ ports are LOW. The Npassgates can accomplish this task very efficiently because, when both $A$ and $B$ ports are LOW, the Npassgates act as a low resistive short betw een the two ( $A$ and $B$ ) ports.
Due to $I^{2} C$ 's open-drain topology, $I^{2} C$ masters and slaves are not push/pull drivers. Logic LOWs are "pulled dow n" (lsink), while logic HIGHs are "let go" (3-state). For example, when the master lets go of SCL (SCL alw ays comes from the master), the rise time of SCL is largely determined by the RC time constant, where R = Rpu and C = the bus capacitance. If the FXMA2102 is attached to the master [on the A port] in this example, and there is a slave on the B port, the Npassgates act as a low
resistive short between both ports until either of the port's $\mathrm{V}_{\mathrm{cc}} / 2$ thresholds are reached. After the RC time constant has reached the $\mathrm{Vcc} / 2$ threshold of either port, the port's edge detector triggers both dynamic drivers to drive their respective ports in the LOW-to-HIGH (LH) direction, accelerating the rising edge. The resulting rise time resembles the scope shot in Figure 5. Effectively, two distinct slew rates appear in rise time. The first slew rate (slower) is the RC time constant of the bus. The second slew rate (much faster) is the dynamic driver accelerating the edge.

If both the $A$ and $B$ ports of the translator are HIGH, a high-impedance path exists between the $A$ and $B$ ports because both the Npassgates are turned off. If a master or slave device decides to pull SCL or SDA LOW, that device's driver pulls down (lsink) SCL or SDA until the edge reaches the A or B port $\mathrm{V}_{\mathrm{cc}} / 2$ threshold. When either the $A$ or $B$ port threshold is reached, the port's edge detector triggers both dynamic drivers to drive their respective ports in the HIGH-to-LOW (HL) direction, accelerating the falling edge.


Figure 5. FXMA2102 Waveform C: 600 pF, Rpu: 2.2 K

## Buffer/ Repeater Performance

The FXMA2102 dynamic drivers have enough current sourcing capability to drive a 400 pF capacitive bus. This is beneficial for instances $w$ hen an $I^{2} C$ buffer / repeater is required. The $I^{2} C$ specification stipulates a maximum bus capacitance of 400 pF . If an $\mathrm{I}^{2} \mathrm{C}$ segment exceeds 400 pF , an $\mathrm{I}^{2} \mathrm{C}$ buffer / repeater is required to split the segment into two segments, each of which is less than 400 pF . Figure 5 is a scope shot of an FXMA2102 driving a lumped load of 600 pF. Notice the (30\% - 70\%) rise time is only 112 ns (RPU $=2.2 \mathrm{~K}$ ). This is well below the maximum edge rate of 300 ns . Not only does the FXMA2102 drive 400 pF , but it also provides excellent headroom below the $I^{2} C$ specification maximum edge rate of 300 ns .

Volvs. IoL
The $\mathrm{I}^{2} \mathrm{C}$ specification mandates a maximum $\mathrm{V}_{\mathrm{IL}}$ (loL of 3 mA ) of $\mathrm{V}_{\mathrm{cc}} \cdot 0.3$ and a maximum $\mathrm{V}_{\mathrm{ol}}$ of 0.4 V . If there is a master on the A port of an $I^{2} \mathrm{C}$ translator with a $\mathrm{V}_{\mathrm{cc}}$ of 1.65 V and a slave on the $\mathrm{I}^{2} \mathrm{C}$ translator B port with a $\mathrm{V}_{\mathrm{Cc}}$ of 3.3 V , the maximum $\mathrm{V}_{\text {IL }}$ of the master is $(1.65 \mathrm{~V} \mathrm{x}$ $0.3) 495 \mathrm{mV}$. The slave could legally transmit a valid logic LOW of 0.4 V to the master.
If the ${ }^{2} \mathrm{C}$ translator's channel resistance is too high, the voltage drop across the translator could present a $\mathrm{V}_{\text {IL }}$ to the master greater than 495 mV . To complicate matters, the $I^{2} C$ specification states that 6 mA of loL is recommended for bus capacitances approaching 400 pF . More loL increases the voltage drop across the $1^{2} C$ translator. The $\left.\right|^{2} C$ application benefits $w$ hen $I^{2} c$ translators exhibit low Vol performance. Figure 6 depicts typical FXMA2102 Vol performance vs. the competition, given a $0.4 \mathrm{~V} \mathrm{~V}_{\mathrm{IL}}$.

## $1^{2} \mathrm{C}-\mathrm{Bus}^{\circledR}$ Isolation

The FXMA2102 supports $1^{2} C$-Bus isolation for the follow ing conditions:

- Bus isolation if bus clear
- Bus isolation if either $\mathrm{V}_{\mathrm{cc}}$ goes to ground


## Bus Clear

Because the $I^{2} C$ specification defines the minimum SCL frequency of DC, the SCL signal can be held LOW forever; how ever, this condition shuts dow $n$ the $I^{2} C$ bus. The $I^{2} C$ specification refers to this condition as "Bus Clear". In Figure 7, if slave \#2 holds dow n SCL forever, the master and slave \#1 are not able to communicate, because the FXMA2102 passes the SCL stuck-LOW condition from slave \#2 to slave \#1 as well as the
master. However, if the OE pin is pulled LOW (disabled), both ports ( A and B ) are 3 -stated. This results in the FXMA2102 isolating slave \#2 from the master and slave \#1, allowing full communication betw een the master and slave \#1.

## Ether Vcc to GND

If slave \#2 is a camera that is suddenly removed from the $I^{2} C$ bus, resulting in $\mathrm{V}_{\text {ссв }}$ transitioning from a valid $V_{c c}(1.65 \mathrm{~V}-5.5 \mathrm{~V})$ to 0 V , the FXMA2102 automatically forces SCL and SDA on both its A and B ports into 3 -state. Once $\mathrm{V}_{\text {ссв }}$ has reached 0 V , full $\mathrm{I}^{\mathrm{C}} \mathrm{C}$ communication between the master and slave \#1 remains undisturbed.


Figure 7. Bus Isolation

## DC Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| Symbol | Parameter |  | Condition | $\mathrm{V}_{\text {cca }}(\mathrm{V})$ | $\mathrm{V}_{\text {ccв }}(\mathrm{V})$ | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIHA | High Level Input Voltage A | Data Inputs $\mathrm{A}_{\mathrm{n}}$ |  | 1.65-5.50 | 1.65-5.50 | Vcca-0.4 |  | V |
|  |  | Control Input OE |  | 1.65-5.50 | 1.65-5.50 | $0.7 \times \mathrm{Vcca}$ |  |  |
| $\mathrm{V}_{\text {IHB }}$ | High Level Input Voltage B | Data Inputs $\mathrm{B}_{\mathrm{n}}$ |  | 1.65-5.50 | 1.65-5.50 | $\mathrm{V}_{\text {ccb }}-0.4$ |  | V |
| $V_{\text {ILA }}$ | Low Level Input Voltage A | Data Inputs $\mathrm{A}_{\mathrm{n}}$ |  | 1.65-5.50 | 1.65-5.50 |  | 0.4 | V |
|  |  | Control Input OE |  | 1.65-5.50 | 1.65-5.50 |  | $\begin{aligned} & 0.3 x \\ & V_{\mathrm{CCA}} \end{aligned}$ |  |
| VILB | Low Level Input Voltage B | Data Inputs $\mathrm{Bn}_{\mathrm{n}}$ |  | 1.65-5.50 | 1.65-5.50 |  | 0.4 | V |
| Vol | Low Level Output Voltage | $\mathrm{V}_{\text {IL }}=0.15 \mathrm{~V}$ |  | 1.65-5.50 | 1.65-5.50 |  | 0.4 | V |
|  |  | $\mathrm{loL}=6 \mathrm{~mA}$ |  |  |  |  |  |  |
| IL | Input Leakage Current | Control Input OE,$\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CCA }} \text { or } G N D$ |  | 1.65-5.50 | 1.65-5.50 |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| loff | Pow er Off Leakage Current | $\mathrm{A}_{\mathrm{n}}$ | $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ to 5.5 V | 0 | 5.50 |  | $\pm 2.0$ | $\mu \mathrm{A}$ |
|  |  | $\mathrm{B}_{\mathrm{n}}$ | $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ to 5.5 V | 5.50 | 0 |  | $\pm 2.0$ |  |
| loz | 3-State Output Leakage ${ }^{(6)}$ | $A_{n}, B_{n}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{OE}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 5.50 | 5.50 |  | $\pm 2.0$ | $\mu \mathrm{A}$ |
|  |  | $A_{n}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{OE}=\text { Don't Care } \end{aligned}$ | 5.50 | 0 |  | $\pm 2.0$ |  |
|  |  | $B_{n}$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ to 5.5 V , OE = Don't Care | 0 | 5.50 |  | $\pm 2.0$ |  |
| $\mathrm{Iccal}{ }^{\text {b }}$ | Quiescent Supply Current ${ }^{(7,8)}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {ccl }}$ or GND, $\mathrm{lo}=0$ |  | 1.65-5.50 | 1.65-5.50 |  | 5.0 | $\mu \mathrm{A}$ |
| Iccz | $\begin{array}{\|l} \text { Quiescent } \\ \text { Supply Current }{ }^{(7)} \end{array}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CCI}} \text { or } \mathrm{GND}, \quad \mathrm{lo}=0, \\ & \mathrm{OE}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 1.65-5.50 | 1.65-5.50 |  | 5.0 | $\mu \mathrm{A}$ |
| Icca | Quiescent <br> Supply Current ${ }^{6}$ ) | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ or GND , $\mathrm{lo}=0$, <br> $O E=$ Don't Care, $B_{n}$ to $A_{n}$ |  | 0 | 1.65-5.50 |  | -2.0 | $\mu \mathrm{A}$ |
|  |  |  |  | 1.65-5.50 | 0 |  | 2.0 |  |
| Іссв | Quiescent <br> Supply Current ${ }^{(6)}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V} \text { or } \mathrm{GND}, \quad \mathrm{lo}=0, \\ & \mathrm{OE}=\text { Don't Care, } \mathrm{A}_{\mathrm{n}} \text { to } \mathrm{B}_{\mathrm{n}} \end{aligned}$ |  | 1.65-5.50 | 0 |  | -2.0 | $\mu \mathrm{A}$ |
|  |  |  |  | 0 | 1.65-5.50 |  | 2.0 |  |

## Notes:

5. This table contains the output voltage for static conditions. Dynamic drive specifications are given in Dynamic Output Electrical Characteristics.
6. "Don't Care" indicates any valid logic level.
7. $\mathrm{V}_{\mathrm{cc}}$ is the $\mathrm{V}_{\mathrm{cc}}$ associated $w$ ith the input side.
8. Reflects current per supply, $\mathrm{V}_{\text {сса }}$ or V ссв. $^{\text {8. }}$

## Dynamic Output Electrical Characteristics

Output Rise / Fall Time
Output load: $C_{L}=50 \mathrm{pF}$, RPu $=2.2 \mathrm{k} \Omega$, push / pull driver, and $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cco}}{ }^{(10)}$ |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 4.5 to 5.5 V | 3.0 to 3.6 V | 2.3 to 2.7 V | 1.65 to 1.95 V |  |
|  |  | Typ. | Typ. | Typ. | Typ. |  |
| trise | Output Rise Time; A Port, B Port ${ }^{(11)}$ | 3 | 4 | 5 | 7 | ns |
| tfall | Output Fall Time; A Port, B Port ${ }^{(12)}$ | 1 | 1 | 1 | 1 | ns |

Notes:
9. Output rise and fall times guaranteed by design simulation and characterization; not production tested.
10. $\mathrm{V}_{\mathrm{cc}}$ is the $\mathrm{V}_{\mathrm{cc}}$ associated w ith the output side.
11. See Figure 12.
12. See Figure 13.

## Maximum Data Rate ${ }^{(13)}$

Output load: $C_{L}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{PU}}=2.2 \mathrm{k} \Omega$, push / pull driver, and $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| $\mathrm{V}_{\text {cca }}$ | Direction | $\mathrm{V}_{\text {ccb }}$ |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 4.5 to 5.5 V | 3.0 to 3.6 V | 2.3 to 2.7 V | 1.65 to 1.95 V |  |
|  |  | Min. | Min. | Min. | Min. |  |
| 4.5 V to 5.5 V | A to B | 37 | 26 | 19 | 10 | MHz |
|  | $B$ to A | 37 | 36 | 35 | 32 |  |
| 3.0 V to 3.6 V | A to B | 36 | 25 | 18 | 10 | MHz |
|  | $B$ to $A$ | 25 | 25 | 25 | 24 |  |
| 2.3 V to 2.7 V | A to B | 35 | 25 | 18 | 10 | MHz |
|  | B to A | 18 | 18 | 18 | 17 |  |
| 1.65 V to 1.95 V | A to B | 32 | 24 | 17 | 10 | MHz |
|  | $B$ to $A$ | 10 | 10 | 10 | 10 |  |

## Note:

13. F-toggle guaranteed by design simulation; not production tested.

## AC Characteristics

Output Load: $C_{L}=50 \mathrm{pF}, R_{P u}=2.2 \mathrm{k} \Omega$, and $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| Symbol | Parameter | $\mathrm{V}_{\text {ccb }}$ |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 4.5 to 5.5 V |  | 3.0 to 3.6 V |  | 2.3 to 2.7 V |  | 1.65 to 1.95 V |  |  |
|  |  | Typ. | Max. | Typ. | Max. | Typ. | Max. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{CCA}}=4.5$ to 5.5 V |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {PLH }}$ | A to B | 1 | 3 | 1 | 3 | 1 | 3 | 1 | 3 | ns |
|  | B to A | 1 | 3 | 2 | 4 | 3 | 5 | 4 | 7 |  |
| $\mathrm{t}_{\text {PHL }}$ | A to B | 2 | 4 | 3 | 5 | 4 | 6 | 5 | 7 | ns |
|  | $B$ to $A$ | 2 | 4 | 2 | 5 | 2 | 6 | 5 | 7 |  |
| tpzL | OE to A | 4 | 5 | 6 | 10 | 5 | 9 | 7 | 15 | ns |
|  | OE to B | 3 | 5 | 4 | 7 | 5 | 8 | 10 | 15 |  |
| tplz | OE to A | 65 | 100 | 65 | 105 | 65 | 105 | 65 | 105 | ns |
|  | OE to B | 5 | 9 | 6 | 10 | 7 | 12 | 9 | 16 |  |
| $\mathrm{t}_{\text {skew }}$ | A Port, B Port ${ }^{(14)}$ | 0.50 | 1.50 | 0.50 | 1.00 | 0.50 | 1.00 | 0.50 | 1.00 | ns |
| $\mathrm{V}_{\mathrm{CCA}}=3.0$ to 3.6 V |  |  |  |  |  |  |  |  |  |  |
| tply | A to B | 2.0 | 5.0 | 1.5 | 3.0 | 1.5 | 3.0 | 1.5 | 3.0 | ns |
|  | B to A | 1.5 | 3.0 | 1.5 | 4.0 | 2.0 | 6.0 | 3.0 | 9.0 |  |
| tPHL | A to B | 2.0 | 4.0 | 2.0 | 4.0 | 2.0 | 5.0 | 3.0 | 5.0 | ns |
|  | B to A | 2.0 | 4.0 | 2.0 | 4.0 | 2.0 | 5.0 | 3.0 | 5.0 |  |
| tpzL | OE to A | 4.0 | 8.0 | 5.0 | 9.0 | 6.0 | 11.0 | 7.0 | 15.0 | ns |
|  | OE to B | 4.0 | 8.0 | 6.0 | 9.0 | 8.0 | 11.0 | 10.0 | 14.0 |  |
| tplz | OE to A | 100 | 115 | 100 | 115 | 100 | 115 | 100 | 115 | ns |
|  | OE to B | 5 | 10 | 4 | 8 | 5 | 10 | 9 | 15 |  |
| $\mathrm{t}_{\text {skew }}$ | A Port, B Port ${ }^{(14)}$ | 0.5 | 1.5 | 0.5 | 1.0 | 0.5 | 1.0 | 0.5 | 1.0 | ns |
| $\mathrm{V}_{\mathrm{CCA}}=2.3$ to 2.7 V |  |  |  |  |  |  |  |  |  |  |
| tply | A to B | 2.5 | 5.0 | 2.5 | 5.0 | 2.0 | 4.0 | 1.0 | 3.0 | ns |
|  | B to A | 1.5 | 3.0 | 2.0 | 4.0 | 3.0 | 6.0 | 5.0 | 10.0 |  |
| $t_{\text {PHL }}$ | A to B | 2.0 | 5.0 | 2.0 | 5.0 | 2.0 | 5.0 | 3.0 | 6.0 | ns |
|  | $B$ to $A$ | 2.0 | 5.0 | 2.0 | 5.0 | 2.0 | 5.0 | 3.0 | 6.0 |  |
| tpzL | OE to A | 5.0 | 10.0 | 5.0 | 10.0 | 6.0 | 12.0 | 9.0 | 18.0 | ns |
|  | OE to B | 4.0 | 8.0 | 4.5 | 9.0 | 5.0 | 10.0 | 9.0 | 18.0 |  |
| tpLZ | OE to A | 100 | 115 | 100 | 115 | 100 | 115 | 100 | 115 | ns |
|  | OE to B | 65 | 110 | 65 | 110 | 65 | 115 | 12 | 25 |  |
| $\mathrm{t}_{\text {skew }}$ | A Port, B Port ${ }^{(14)}$ | 0.5 | 1.5 | 0.5 | 1.0 | 0.5 | 1.0 | 0.5 | 1.0 | ns |
| $\mathrm{V}_{\mathrm{ccA}}=1.65$ to 1.95 V |  |  |  |  |  |  |  |  |  |  |
| tpLH | A to B | 4 | 7 | 4 | 7 | 5 | 8 | 5 | 10 | ns |
|  | B to A | 1.0 | 2.0 | 1.0 | 2.0 | 1.5 | 3.0 | 5.0 | 10.0 |  |
| $\mathrm{t}_{\text {PHL }}$ | A to B | 5 | 8 | 3 | 7 | 3 | 7 | 3 | 7 | ns |
|  | B to A | 4 | 8 | 3 | 7 | 3 | 7 | 3 | 7 |  |
| tpzL | OE to A | 11 | 15 | 11 | 14 | 14 | 28 | 14 | 23 | ns |
|  | OE to B | 6 | 14 | 6 | 12 | 6 | 12 | 9 | 16 |  |
| tplz | OE to A | 75 | 115 | 75 | 115 | 75 | 115 | 75 | 115 | ns |
|  | OE to B | 75 | 115 | 75 | 115 | 75 | 115 | 75 | 115 |  |
| $\mathrm{t}_{\text {skew }}$ | A Port, B Port ${ }^{(14)}$ | 0.5 | 1.5 | 0.5 | 1.0 | 0.5 | 1.0 | 0.5 | 1.0 | ns |

Note:
14. Skew is the variation of propagation delay betw een output signals and applies only to output signals on the same port ( $\mathrm{A}_{n}$ or $\mathrm{B}_{\mathrm{n}}$ ) and switching with the same polarity (LOW-to-HIGH or HIGH-to-LOW) (see Figure 15). Skew is guaranteed, but not tested.

## Capacitance

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Condition | Typ. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance Control Pin $(\mathrm{OE})$ | $\mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{CCB}}=\mathrm{GND}$ | 2.2 | pF |
| $\mathrm{C}_{/ / 0}$ | Input/Output Capacitance, $\mathrm{A}_{\mathrm{n}}, \mathrm{B}_{\mathrm{n}}$ | $\mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{CCB}}=5.0 \mathrm{~V}, \mathrm{OE}=\mathrm{GND}, \mathrm{VA}=\mathrm{VB}=5.0 \mathrm{~V}$ | 13.0 | pF |
| $\mathrm{C}_{\mathrm{pd}}$ | Pow er Dissipation Capacitance | $\mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{CCB}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{cc}}, \mathrm{f}=400 \mathrm{KHz}$ | 13.5 | pF |



Figure 8. AC Test Circuit
Table 1. Propagation Delay Table

| Test | Input Signal | Output Enable Control |
| :---: | :---: | :---: |
| tPLH, tPHL | Data Pulses | VCCA |
| tpzL $\left(\mathrm{OE}\right.$ to $\left.A_{n}, \mathrm{~B}_{\mathrm{n}}\right)$ | 0 V | LOW to HIGH Sw itch |
| tpLZ $\left(\mathrm{OE}\right.$ to $\left.A_{n}, \mathrm{~B}_{\mathrm{n}}\right)$ | 0 V | HIGH to LOW Sw itch |

Table 2. AC Load Table

| $\mathbf{V}_{\mathbf{c c o}}$ | $\mathbf{C}_{\mathrm{L}}$ | $\mathbf{R}_{\mathbf{L}}$ |
| :---: | :---: | :---: |
| $1.8 \pm 0.15 \mathrm{~V}$ | 50 pF | $2.2 \mathrm{k} \Omega$ |
| $2.5 \pm 0.2 \mathrm{~V}$ | 50 pF | $2.2 \mathrm{k} \Omega$ |
| $3.3 \pm 0.3 \mathrm{~V}$ | 50 pF | $2.2 \mathrm{k} \Omega$ |
| $5.0 \pm 0.5 \mathrm{~V}$ | 50 pF | $2.2 \mathrm{k} \Omega$ |

## Timing Diagrams



Figure 9. Waveform for Inverting and Non-Inverting Functions ${ }^{(15)}$


Figure 10.3-STATE Output Low Enable Time ${ }^{(1))}$


Figure 11.3-STATE Output High Enable Time ${ }^{(15)}$


Figure 12. Active Output Rise Time



Figure 13. Active Output Fall Time

$\mathrm{t}_{\text {skew }}=\left(\mathrm{t}_{\mathrm{pH}} \mathrm{Lmax}-\mathrm{t}_{\text {pHLmin }}\right)$ or $\left(\mathrm{t}_{\text {pLHmax }}-\mathrm{t}_{\mathrm{pLH}}\right.$ min $)$
Figure 15. Output Skew Time

Notes:
15. Input $t_{R}=t_{F}=2.0 \mathrm{~ns}, 10 \%$ to $90 \%$ at $\mathrm{V}_{\mathrm{IN}}=1.65 \mathrm{~V}$ to 1.95 V ;

Input $t_{R}=t_{F}=2.0 \mathrm{~ns}, 10 \%$ to $90 \%$ at $\mathrm{V}_{\mathrm{IN}}=2.3 \mathrm{~V}$ to 2.7 V ; Input $t_{R}=t_{F}=2.5 \mathrm{~ns}, 10 \%$ to $90 \%$, at $\mathrm{V}_{\mathbb{I}}=3.0 \mathrm{~V}$ to 3.6 V only; Input $t_{R}=t_{F}=2.5 \mathrm{~ns}, 10 \%$ to $90 \%$, at $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}$ to 5.5 V only.
16. $\mathrm{V}_{\mathrm{CCI}}=\mathrm{V}_{\mathrm{CCA}}$ for control pin OE or $\mathrm{V}_{\mathrm{mi}}=\left(\mathrm{V}_{\mathrm{CCA}} / 2\right)$.

## 8-Lead Ultrathin MLP Product-Specific Dimensions

| Symbol from JEDEC MO-220 | Description | NOM Value |
| :---: | :---: | :---: |
| A | Overall Height | 0.55 |
| A1 | PKG Standoff | 0.012 |
| A3 | Lead Thickness | 0.15 |
| b | Lead Width | 0.2 |
| D | Body Length $(X)$ | 1.4 |
| E | Body Width $(Y)$ | 1.2 |
| L | Lead Length | 0.3 |
| e | Lead Pitch | 0.4 |

Package drawings are provided as a service to customers considering ON Semiconductor components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact an ON Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of ON Semiconductor's worldwide terms and conditions, specifically the warranty therein, which covers ON Semiconductor products.

## Physical Dimensions



Recommended Landpattern
(0.15)


DETAIL A
PIN \#1 TERMINAL
SCALE: 2X

## BOTTOM VIEW

Notes:

1. PACKAGE CONFORMS TO JEDEC MO-255 VARIATION UAAD
2. DIMENSIONS ARE IN MILLIMETERS
3. DRAWING CONFORMS TO ASME Y.14M-1994
4. PIN 1 FLAG, END OF PACKAGE OFFSET
5. DRAWING FILE NAME: MKT-MAC08AREV4

MAC08AREV4
Figure 16.8-Lead MicroPak ${ }^{\text {TM }}$, 1.6 mm Wide

Package drawings are provided as a service to customers considering ON Semiconductor components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact an ON Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of ON Semiconductor's worldwide terms and conditions, specifically the warranty therein, which covers ON Semiconductor products.

## Physical Dimensions



NOTES:
A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC STANDARD
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009
D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN
E. DRAWING FILENAME: MKT-UMLP08Arev4.

Figure 17.8-Lead Ultrathin MLP, $1.2 \mathrm{~mm} \times 1.4 \mathrm{~mm}$

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specificallydisclaims any and al liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. Amer ic an Technical Support: 800-282-9855 Toll Free USA/Canada.
Europe, Middle East and Africa Technical Support: Or der Literature: http://mww.onsemi.com/orderlit Phone: 421337902910
Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semic onductor Website: wwwonsemi.com

For additional information, please contact your local Sales Representative

