

EL2142C

Features

- Differential input range $\pm 2.3V$
- 150 MHz 3 dB bandwidth
- 400 V/µs slewrate
- $\pm 5V$ supplies or single supply
- 50 mA minimum output current
- Output swing (100Ω load) to within 1.5V of supplies
- Low power -11 mA typical

Applications

- Twisted pair receiver
- Differential line receiver
- VGA over twisted pair
- ADSL/HDSL receiver
- Differential to single ended amplification.
- Reception of analog signals in a noisy environment.

Ordering Information

 Part No.
 Temp. Range
 Package
 Outline #

 EL2142CN
 -40°C to +85°C
 8-pin DIP
 MDP0031

 EL2142CS
 -40°C to +85°C
 8-pin SOIC
 MDP0027

General Description

The EL2142C is a very high bandwidth amplifier designed to extract the difference signal from noisy environments, and is thus primarily targeted for applications such as receiving signals from twisted pair lines, or any application where common mode noise injection is likely to occur.


The EL2142C is stable for a gain of one, and requires two external resistors to set the voltage gain.

The output common mode level is set by the reference pin $(V_{\rm REF})$, which has a -3 dB bandwidth of over 100 MHz. Generally, this pin is grounded, but it can be tied to any voltage reference.

The output can deliver a minimum of $\pm\,50$ mA and is short circuit protected to withstand a temporary overload condition.

Connection Diagrams

EL2142C SO, P-DIP



January 1996 Rev A

Note: All information contained in this data sheet has been carefully checked and is believed to be accurate as of the date of publication; however, this data sheet cannot be a "controlled document". Current revisions, if any, to these specifications are maintained at the factory and are available upon your request. We recommend checking the revision level before finalization of your design documentation.

©1996 Elantec, Inc.

Absolute Maximum Ratings $(T_A = 25^{\circ}C)$

Supply Voltage (V _{CC} -V _{EE})	0V to 12.6V	Operating Junction Temperature	+ 150°C
Maximum Output Current	± 60 mA	Lead Temperature ($\leq 5 \text{ sec}$)	+ 300°C
Storage Temperature Range	-65° C to $+150^{\circ}$ C	Recommended Operating Temperature	-40° C to $+85^{\circ}$ C

Important Note:

All parameters having Min/Max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality inspection. Elantec performs most electrical tests using modern high-speed automatic test equipment, specifically the LTX77 Series system. Unless otherwise noted, all tests are pulsed tests, therefore $T_J = T_C = T_A$.

Test Level	Test Procedure
Ι	100% production tested and QA sample tested per QA test plan QCX0002.
II	100% production tested at $T_{\rm A}=25^{\circ}{ m C}$ and QA sample tested at $T_{\rm A}=25^{\circ}{ m C}$,
	T_{MAX} and T_{MIN} per QA test plan QCX0002.
III	QA sample tested per QA test plan QCX0002.
IV	Parameter is guaranteed (but not tested) by Design and Characterization Data.
v	Parameter is typical value at $T_A = 25^{\circ}C$ for information purposes only.

DC Electrical Characteristics

$(V_{CC} = +5V, V_{EE} = -5V, T_A = 25C, V_{IN} = 0V, R_L = 100, unles$	otherwise specified)
---	----------------------


Parameter	Description	Min	Тур	Max	Test Level	Units	
V _{supply}	Supply Operating Range ($V_{CC}-V_{EE}$)	± 3.0	± 5.0	±6.3	I	v	
IS	Power Supply Current (no load)		11	14	I	mA	
V _{OS}	Input Referred Offset Voltage	-25	10	40	I	I mV	
I _{IN}	Input Bias Current (V_{IN} , V_{INB} , V_{REF})	-20	6	20	0 Ι μΑ		
$Z_{\rm IN}$	Differential Input Resistance		400		ν κΩ		
C _{IN}	Differential Input Capacitance		1	V pF		\mathbf{pF}	
V _{DIFF}	Differential Input Range	± 2.0	± 2.3		I	v	
A _{VOL}	Open Loop Voltage Gain		75		v	dB	
V _{IN}	Input Common Mode Voltage Range	-2.6		+4.0	I	v	
V _{OUT}	Output Voltage Swing (50 Ω load to GND)	± 2.9	± 3.1		I V		
I _{OUT} (min)	Minimum Output Current	50	60		I	mA	
V _N	Input Referred Voltage Noise		36		v	nV∥ Hz	
V _{REF}	Output Voltage Control Range	-2.5		+ 3.3	I	v	
PSRR	Power Supply Rejection Ratio	60	70		I	dB	
CMRR2	Input Common Mode Rejection Ratio ($V_{IN} = \pm 2V$)	60	70		I	dB	
CMRR1	Input Common Mode Rejection Ratio (full V _{IN} range)	50	60	I dB			

AC Electrical Characteristics (V_{CC} = +5V, V_{EE} = -5V, T_A = 25C, V_{IN} = 0V, R_{LOAD} = 100, unless otherwise specified)


Parameter	Description	Min	Тур	Max	Test Level	Units
BW(-3dB)	-3 dB Bandwidth (Gain = 1)		150		v	MHz
SR	Slewrate		400		v	V/µs
T _{stl}	Settling time to 1%		15		v	ns
GBWP	Gain bandwidth product		200		v	MHz
$V_{REF}BW(-3 dB)$	$V_{ m REF}-3d{f B}$ Bandwidth		130		v	MHz
V _{REF} SR	V _{REF} Slewrate		100		v	V/µsec
dG	Differential gain at 3.58 MHz.		0.2		v	%
dθ	Differential phase at 3.58 MHz.		0.2		v	

Pin Description

Pin Number	Pin Name	Function	
1	V_{FB}	Feedback input	
2	VIN	Non-inverting input	
3	V _{INB}	Inverting input	
4	V _{REF}	Sets output voltage level to V_{REF} when $V_{IN} = V_{INB}$	
5	NC		
6	V _{CC}	Positive supply voltage	
7	$v_{\rm EE}$	Negative supply voltage	
8	V _{OUT}	Output voltage	



Applications Information



Gain Equation

 $V_{OUT} = ((R2+R1)/R1) \times (V_{IN}-V_{INB}+V_{REF}) \ \, \text{when R1 tied to GND} \\ V_{OUT} = ((R2+R1)/R1) \times (V_{IN}-V_{INB}) \ \, \text{when R1 tied to } V_{REF}$


Choice of Feedback Resistor


For a gain of one, V_{OUT} may be shorted back to V_{FB} , but $100\Omega - 200\Omega$ improves the bandwidth. For gains greater than one, there is little to be gained from choosing resistor R1 value below 200Ω , for it would only result in increased power dissipation and potential signal distortion. Above 200Ω , the bandwidth response will develop some peaking (for a gain of one), but substantially higher R1 values may be used for higher voltage gains, such as up to 1 k Ω at a gain of four before peaking will develop.

Capacitance Considerations

As with many high bandwidth amplifiers, the EL2142C prefers not to drive highly capacitive loads. It is best if the capacitance on V_{OUT} is kept below 10 pF if the user does not want gain peaking to develop. The V_{FB} node forms a potential pole in the feedback loop, so capacitance should be minimized on this node for maximum bandwidth.

The amount of capacitance tolerated on any of these nodes in an actual application will also be dependent on the gain setting and the resistor values in the feedback network.








Figure 5. Two Channel Multiplexer

General Disclaimer

Specifications contained in this data sheet are in effect as of the publication date shown. Elantec, Inc. reserves the right to make changes in the circuitry or specifications contained herein at any time without notice. Elantec, Inc. assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.



Elantec, Inc.

1996 Tarob Court Milpitas, CA 95035 Telephone: (408) 945-1323 (800) 333-6314 Fax: (408) 945-9305 European Office: 44-71-482-4596

WARNING - Life Support Policy

Elantec, Inc. products are not authorized for and should not be used within Life Support Systems without the specific written consent of Elantec, Inc. Life Support systems are equipment intended to support or sustain life and whose failure to perform when properly used in accordance with instructions provided can be reasonably expected to result in significant personal injury or death. Users contemplating application of Elantec, Inc. products in Life Support Systems are requested to contact Elantec, Inc. factory headquarters to establish suitable terms & conditions for these applications. Elantec, Inc.'s warranty is limited to replacement of defective components and does not cover injury to persons or property or other consequential damages.

January 1996 Rev A

Printed in U.S.A.